From nobody Tue Apr 7 16:18:08 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4484A3D6690 for ; Thu, 12 Mar 2026 16:04:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773331473; cv=none; b=apuNstiAwnQ0bZUN/mF4FfLVCx2IHiyVLpfw65dPirQmB8Qbqg2rdE5dWD+XFCaahsb9WTcvPPO3FyzHwkEbU9CabvsiWxIPrX+Kh9Y9bi5J8ovbqHxfOU/8h4k5eh5uI7QcLeKsQbHXM82xlrQRlelhVf6mqN95V7pnzFDFMiU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773331473; c=relaxed/simple; bh=VoZUhiL5qaxG0jIuTsg6YyfJ9YYt8lwlQfs6DEon+ng=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=l+N0AuMdVbkSDkOCiPYl8jDpRxrr/18B4JM5ctHc+u7zMBspKtvqiq4m8ySCB5X2zpcONQrFVBFEBoBmLoJNCJJqEHCNUx1fqB3N5yjgyV2FWUSyuZ59MJ+AqMIAQK0ZNcT6ao/axDjqDiPYbut7utZWm7uubjzM8u388zEHXyg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mci+Q/Ew; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mci+Q/Ew" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-48334ee0aeaso11280225e9.1 for ; Thu, 12 Mar 2026 09:04:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773331470; x=1773936270; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=mdaSr2VY8h0OUfieKfnUdEjosKtH4D/f1Ox+ubEwlXY=; b=mci+Q/EwJQrugHpQP/SH889VZUcWTyL/E+Qe2Q4gxXL5WcFNXurg6+HJ0k4kFDbfaX bO/VyFxpy0iEEVbOjs2aIHtIn1UrfnawdPUnis7OJRMQb6R4veA3Ri838S2Jl+UKzG3o sEWAyX+O2A0WkvSmkH6lfy1ODzXY3W0BsUvgq4OK17e+UN1P+mbqlNfVw7+8weesj+xT vQ4nO6sAjP/Mfn21OuLnCLJPzOzjqqZdvC4gvu8QROUQuKiYUhDVekl32mGJM90mk3Zx FyQGhmCXWR3tra4AW1y/YULXvnwUTyRnBxmP1sLHPfDU0u81DFilMJr34v5aFJcE9kN9 DM2A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773331470; x=1773936270; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=mdaSr2VY8h0OUfieKfnUdEjosKtH4D/f1Ox+ubEwlXY=; b=FMOSzO+NSshHvOfpT60o5Z7yC7lFJeh0Xkgz8xzxdB0VNxpXQ3A//csRu5cP3Ujq2V 5YzE/q0LVu3PcrugHPsz4TfBzv8XDwveddwfHHnVGZwy5CsAwE1l2leO8xP48ywVNUQk iiZcL0J2sgW1UwN3EXRoyz0/9ZQwwq9+MyAaWb555ZG/lK+o32lFpN7GjDnLZzA2kjoP h5YagBdnUZ1IEHS2SadtZfKAGDAsKrNn+/pkHmDeRZjCHEUixieM4hD5QrwIcpdM0BQW Oimg2ajb7lqScrGF2VDKy4fv4xQbz/c6x6RlzrQSqCeVmaVrTIQ8FcsGH6Hrc9Ti1tYl 7LEg== X-Forwarded-Encrypted: i=1; AJvYcCVoivSuvrb2MOTkUwocvo2p3AUGCeGM66knt6bT1I8tm4+R7/2pZ+QwC6kOT/8iq2suv0zov/jXh0+xZa4=@vger.kernel.org X-Gm-Message-State: AOJu0Yy5BHM78FSDnZ+fDrwVmHq0kDSpJBdY5LR2/Gxn7Hown+eD4gB1 qfL+yk7fiXhgsKS0vfYfxKVOTNpCFRjkQ49aGdnNMlM8Xlcevd3ZieVz X-Gm-Gg: ATEYQzxEPaj0MYwGzO5mAr/JMdVo7wADjkXrDEw4JjwrVnGRveW/1aMziflPyz5Ph6I EtwHL2dYjYPzlLEABBpAhyUpfSmZdSPdRk3C9PxQjptWTHq2MTa83bgRjdSQvnyRXdOcQCCm/mu tt2N7O3lAiphU8GmSArGFKMCY1v8Z61dfsupN3k0GtIfaZF06J62+f6rU7Bib8Q6vqd0fxzNkCv I9jgvkP+I5LkIjEVBP8+2S0b4h9FpmDv9c/NEH5jBm7sChiW/Ud/1FSmTyG4hqQFxDQ2GfcoT+Q xFWjoxwC/OW4URrHRAoq7kT1nKkn8sveLNWihNXowA+YiVOo6jvYdF4UH0RfaNoKAvcBNQNSruI jNfsETYm5wshHeo6Ma2f4eHHNmbR44YxC2V5ULu1nxq3xamACATTN3PuLjrNC9J39T2G5gYdX3D 7vchPB3LOS6UeaULG0F2kXzZiiakl+SbGW1wrrHkftA4lAYo+XELBMBpvp/XCEOm8Ksr0xSWLLc 18EYMc/99FGH0m3yi8y7HU9O+6C2cqYBL4QWDSoNqH5oDI= X-Received: by 2002:a05:600c:6085:b0:485:3d9f:5510 with SMTP id 5b1f17b1804b1-4854b10a1f5mr117508505e9.19.1773331470232; Thu, 12 Mar 2026 09:04:30 -0700 (PDT) Received: from iku.example.org ([2a06:5906:61b:2d00:fc52:7d64:32f4:e21e]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-439fe20b899sm9775528f8f.23.2026.03.12.09.04.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Mar 2026 09:04:29 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 1/2] arm64: dts: renesas: r9a09g087m44-rzn2h-evk: Add PHY interrupt support Date: Thu, 12 Mar 2026 16:04:06 +0000 Message-ID: <20260312160407.3387840-2-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260312160407.3387840-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20260312160407.3387840-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add interrupt support for the GMAC1 and GMAC2 PHYs on the RZ/N2H EVK board. The PHYs are connected to the ICU via IRQ14 and IRQ15 lines respectively. Define RZN2H_IRQxx macros in the SoC DTSI to map the ICU IRQ_NS lines to their absolute ICU interrupt space offsets. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- arch/arm64/boot/dts/renesas/r9a09g087.dtsi | 18 ++++++++++++++++++ .../dts/renesas/r9a09g087m44-rzn2h-evk.dts | 9 +++++++-- 2 files changed, 25 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a09g087.dtsi b/arch/arm64/boot/d= ts/renesas/r9a09g087.dtsi index 6218cef2fca5..f697e9698ed3 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g087.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a09g087.dtsi @@ -8,6 +8,24 @@ #include #include =20 +/* The IRQ_NS lines start at offset 16 in the ICU interrupt space */ +#define RZN2H_IRQ0 16 +#define RZN2H_IRQ1 17 +#define RZN2H_IRQ2 18 +#define RZN2H_IRQ3 19 +#define RZN2H_IRQ4 20 +#define RZN2H_IRQ5 21 +#define RZN2H_IRQ6 22 +#define RZN2H_IRQ7 23 +#define RZN2H_IRQ8 24 +#define RZN2H_IRQ9 25 +#define RZN2H_IRQ10 26 +#define RZN2H_IRQ11 27 +#define RZN2H_IRQ12 28 +#define RZN2H_IRQ13 29 +#define RZN2H_IRQ14 30 +#define RZN2H_IRQ15 31 + / { compatible =3D "renesas,r9a09g087"; #address-cells =3D <2>; diff --git a/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts b/arch/= arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts index 19f0a2c06753..821a74edab50 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts +++ b/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts @@ -303,6 +303,7 @@ &i2c1 { }; =20 &mdio1_phy { + interrupts-extended =3D <&icu RZN2H_IRQ15 IRQ_TYPE_EDGE_FALLING>; /* * PHY3 Reset Configuration: * @@ -312,6 +313,7 @@ &mdio1_phy { }; =20 &mdio2_phy { + interrupts-extended =3D <&icu RZN2H_IRQ14 IRQ_TYPE_EDGE_FALLING>; /* * PHY2 Reset Configuration: * @@ -338,6 +340,7 @@ can1_pins: can1-pins { * DSW5[6] OFF - connect MDC/MDIO of Ethernet port 2 to GMAC2 * DSW5[7] ON - use pins P29_1-P29_7, P30_0-P30_4, P30_7, * P31_2, P31_4 and P31_5 are used for Ethernet port 2 + * DSW13[7] OFF; DSW13[8] ON - use pin P13_7 for IRQ14 */ gmac2_pins: gmac2-pins { pinmux =3D , /* ETH2_TXCLK */ @@ -358,7 +361,8 @@ gmac2_pins: gmac2-pins { , /* ETH2_COL */ , /* GMAC2_MDC */ , /* GMAC2_MDIO */ - ; /* ETH2_REFCLK */ + , /* ETH2_REFCLK */ + ; /* IRQ14 */ =20 }; =20 @@ -388,7 +392,8 @@ gmac1_pins: gmac1-pins { , /* ETH3_COL */ , /* GMAC1_MDC */ , /* GMAC1_MDIO */ - ; /* ETH3_REFCLK */ + , /* ETH3_REFCLK */ + ; /* IRQ15 */ }; =20 /* --=20 2.53.0