From nobody Tue Apr 7 18:02:52 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6E00F3CEB81 for ; Thu, 12 Mar 2026 13:30:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773322212; cv=none; b=giZH57Bz8BhgX1e9XGQGMyWi1nhzvNW7m/fwaXrc5UaAn5QKJ89HDrXZKwmVUG58x+U51ZVi4tO8VcrkUwTNaUPJXzeUa9yaV35A8GSFsc/mD19f/wI4xa05mou81Z+eKn2btQgvYAT3JgJ0IEkYmOBqD0wGic38fcx7yH2/a0c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773322212; c=relaxed/simple; bh=LSluZwsJdsGyaDROP5csbwtPVQCwJHNeWkTj020h790=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lcOvHk2e5D9eyBMVx1yDrpTZ6PfB8ZbQqYC1u0wqj/3n0bfZT0sNI1ZTgQ+Ut9qEfmVKGZMiJ9k0lSqFhrPKbuLms3NIf+ZwozfrC5rAdBkeBwcJxxDukYOU33+sRnJJ9K+hJ6kL5Ss6lE833QmqVNO4+D39wXd3csoUfJEE54s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=NojoTzVD; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=WRBYqyMK; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="NojoTzVD"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="WRBYqyMK" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62CAYXPq4027231 for ; Thu, 12 Mar 2026 13:30:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= aG6WWz3Rg90Q5nuUQjZSHvpWUje1SbHhLnTAkmh3AsU=; b=NojoTzVDGp8MYNvs YuTHy/QmDjL/+QzghPLw/apWgLQFvO+7hDmQgKOdSdepucOh0OgrGPqV+PX3NFjc SfBR4me7Zv4Ymj314/aND5xUU45N4HnIgULiHhmwUACsj4QRCe4aCJZSgeFqbWTP kmELXsfuQCdyvibdVJXWJrEslC/evxmUzQjWyji0B+kp1CRl4qkd/NX+/fREkxkk RXz0cag3d1u6OcqaVK6cTO5WbOA/XN18BN0aOsQn8gNG/k+t/u14pzqVsBBoluCd gbL5S52BcD8cYvZUsVmuYLDhqNoPDfGFfNFfJMjBLVzQCyWTakdZepzm0bRD0GLy 5dJBBQ== Received: from mail-qk1-f197.google.com (mail-qk1-f197.google.com [209.85.222.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cuh54t5vc-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 12 Mar 2026 13:30:10 +0000 (GMT) Received: by mail-qk1-f197.google.com with SMTP id af79cd13be357-8cd84943c76so1471797885a.0 for ; Thu, 12 Mar 2026 06:30:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773322209; x=1773927009; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=aG6WWz3Rg90Q5nuUQjZSHvpWUje1SbHhLnTAkmh3AsU=; b=WRBYqyMKQgottX+TfA3KfQ8F6vXYSs90IMCxpeeuHQGyO6DxrV/g8xF8JjcsIavB4a oenQyb/b14TfEglbXbreZCIf1gq6MKDasS5zt4GXSItWAEggmgJ3O+Xh/dH1T2hyoh2d ZOUI23byCQAd6EXImjd5F3zjsUlDlIMe5o+zgGHnAgIh6nZDZ2cYzAy4EHSbbcTn7Oec /tkW5pe+tcKveihLbtDHvkxDL3ulvk3bqWNpLW+H6bQRLZOxr7gUlsRMhOyQOnUyeb8P SsRp3e58ADYIX2cuGGc1r0KpdgxCSg+5h+VUVwpF5/5cxoC3Expeae9gj2PDuxuJPflK A+ZQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773322209; x=1773927009; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=aG6WWz3Rg90Q5nuUQjZSHvpWUje1SbHhLnTAkmh3AsU=; b=XLXN7+gX2Al48KFV/iEk0Ll+4sXZWCTJkv98aV67y5wbFK4tp+EOsHHWxOgcMjoKVF DAzeK1vlfgqtqzFx2UyjIiszyNe9nJnx4VrVfgn5wYCsXX0QbO/UYyerkbcHz5Fvown/ mS6IlulHUIOhRD4gjiiyvT5stLoPljoDaU5g+R72r0HvBbFPtMovd3q9Np9wyetcM7gl mUHaE00YdrRE6Esls8tcGjTkRusuhgNgpt/co+SC0tZZy/0Szgjj3FfE5R/QuopyziNS 47VkZXtR4sE994aJ83nOA2T3vQ28rSiBdU7vrelus8z/2Y7feVYbpLDDTaZgF3wrFIYY OcDg== X-Forwarded-Encrypted: i=1; AJvYcCWPKcNrevIujo1zyh/HmFOWXhdxXCq1p91WPmtc0JHrxF7hdAileCtioC2PfNeqkVZubzXMotd+lMLqX8s=@vger.kernel.org X-Gm-Message-State: AOJu0YxBYbxda7NH9p5YmyQ509OFmfYjdtPFfrnDMczU3rI1cg1YNSwM FlrPzkaq3FKQ+7Z9NrRYB2hrZ8W5djZDikWx9zr+NHpRnF2QoTBB/cQgtE9ubkKCttWbCTDOaip jt+e2IRJHGMzhC+ZujcZ/2LWXfsEwWtCoYwBoKlH/U0lslhe7ZqVqbFOyo5dwqFlhWxI= X-Gm-Gg: ATEYQzwWMY+T7/flVbcnb4aEvULHySpFY/409cVzgPVimoN05O8DwtnsW3YaF4iLL+w Q0AHHDmo7pn6wvEScHkYJFV4uNexPTNc/HWBuha8uBMQRissU0CJ9Kv2A+HM3efKk3BY8KIvlig H+ZkUoiFUJjTcSPE6NQLXfyQk4CEn/jymuncaoGAwzbYNqq8keCGf6faV/OMCib8OEYFBplqTiG tRHiBv2KEi5p1gbfFCeQNbGteCmsXGQ4UgRMRzKtuZvJOySKkFFfE5uq2QeF45CgTlGFxQ9xRK3 vtv3j4umyIbxvFfMR2cowTOJYdZ/kyMzo3IqrN/LvOnHhv3XZm/TpwtDob7F+qUcwn3XeVGTh0E YGc8y3E1YcKG3lwd+JSA025SVuacU6ScHcJTLkBay6KKcsr8km0UqFKUNTbxEmIhRj+zgO24DE+ 75dT+gNrMIDCmZSgwySp55GxbtuUrtTqkT8RE= X-Received: by 2002:a05:620a:4441:b0:8c7:110e:9cd5 with SMTP id af79cd13be357-8cdaa8c59c8mr458842885a.45.1773322209115; Thu, 12 Mar 2026 06:30:09 -0700 (PDT) X-Received: by 2002:a05:620a:4441:b0:8c7:110e:9cd5 with SMTP id af79cd13be357-8cdaa8c59c8mr458833985a.45.1773322208450; Thu, 12 Mar 2026 06:30:08 -0700 (PDT) Received: from umbar.lan (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a073:af00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-38a67d617e1sm8646671fa.9.2026.03.12.06.30.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Mar 2026 06:30:07 -0700 (PDT) From: Dmitry Baryshkov Date: Thu, 12 Mar 2026 15:29:43 +0200 Subject: [PATCH v3 22/27] soc: qcom: ubwc: drop ubwc_dec_version Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260312-ubwc-rework-v3-22-b7e8f800176a@oss.qualcomm.com> References: <20260312-ubwc-rework-v3-0-b7e8f800176a@oss.qualcomm.com> In-Reply-To: <20260312-ubwc-rework-v3-0-b7e8f800176a@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Bjorn Andersson , Konrad Dybcio , Akhil P Oommen Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=8046; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=LSluZwsJdsGyaDROP5csbwtPVQCwJHNeWkTj020h790=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBpsr+4l3Ko26/Y3svi3Oy2rMDak0u4jXAac41JU 8oQWrSgN2+JATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCabK/uAAKCRCLPIo+Aiko 1WCLCACGiptIVN8WwsXvOgrRnbl7l5jkpiuG/ToAYoSX00jIBZj9xuGmTrQ7ck6xyWPOva21EIJ MBAFgUcKU6zS5vdxj8B2cMJvZmg/uUxNLa7UL4tcjjJw2bQpQtK4NLJukngS/8gyq9qtLP+cB+T GW5wQWKZe6SdZxBdf8yIT5TMHj35fCRWqe096yuujGItur284+oTCVsop8dM78Pj/8jumfoqmfo aDaZDFy+8miqkqX41dnLgu1XEWCO06pm0l6gxjfCIkIvSb1kMTPl+yNsYwRkabXWv94Pw7kgRl3 7sYfqV/PKRKUcRrPs6iXfkqV7ckbcWeDSvcV9xeW46ofsl/B X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-GUID: kXLdU5Njnd5ispUwFKqKfrlK3dgEXXtB X-Authority-Analysis: v=2.4 cv=BNG+bVQG c=1 sm=1 tr=0 ts=69b2bfe2 cx=c_pps a=50t2pK5VMbmlHzFWWp8p/g==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=LGEa-qlQBoucZRe8vqkA:9 a=QEXdDO2ut3YA:10 a=IoWCM6iH3mJn3m4BftBB:22 X-Proofpoint-ORIG-GUID: kXLdU5Njnd5ispUwFKqKfrlK3dgEXXtB X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzEyMDEwNyBTYWx0ZWRfX5v98YD7JM2eN +UGVD5SEwM2XI9f/kBnu/SCywG6z31WDyQlxO9mqxWnm4NpWVgxx/j8S7YMe2McNOkmC4YtcAhO xznh8wCKZWcnbBYRRB5mU2hnEV6UpbfeVh+RmNOTPWuLEzjeZ9YdwWFR7O9RRV1MeCgEfiZXPUI zzH9zk1kDzsiRE+60kHWQlcDyLMrkzJGvZNnE5nBE+Ebqr436h9nyXXGVofYfNrKjpTWmhhq2Bq ubpZkSyzAnjiB6P7YMZ8K+q/3WbQT7f6wk67YmB86Qhnt5cT2KPIGl5sKgslkpej8fHlg88WXfu ZZllyaIN0iO+ERiPJERFH8riKFFA7zGM+ikNTk5OTx9lP1DM5U9CL/iHwB/+QhFr6twBxzP9S7h N8NgkOoASNjFG/yrNVAobqt+YCueog77w7KU2nZDKAZc21rMJgMQCd5vKhXMo1CWBA4q8520NPG cT1nmwJaKT91lA41rOQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-12_01,2026-03-12_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 clxscore=1015 bulkscore=0 lowpriorityscore=0 malwarescore=0 priorityscore=1501 impostorscore=0 adultscore=0 phishscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603120107 The ubwc_dec_version field has been inherited from the MDSS driver and it is equal to the version of the UBWC decoder in the display block only. Other IP Cores can have different UBWC decoders and so the version would vary between blocks. As the value is no longer used as is not relevant to other UBWC database consumers, drop it from the UBWC database. Reviewed-by: Konrad Dybcio Signed-off-by: Dmitry Baryshkov --- drivers/soc/qcom/ubwc_config.c | 22 ---------------------- include/linux/soc/qcom/ubwc.h | 2 -- 2 files changed, 24 deletions(-) diff --git a/drivers/soc/qcom/ubwc_config.c b/drivers/soc/qcom/ubwc_config.c index e63daf748e30..c5c7fcb4d013 100644 --- a/drivers/soc/qcom/ubwc_config.c +++ b/drivers/soc/qcom/ubwc_config.c @@ -18,7 +18,6 @@ static const struct qcom_ubwc_cfg_data no_ubwc_data =3D { =20 static const struct qcom_ubwc_cfg_data kaanapali_data =3D { .ubwc_enc_version =3D UBWC_6_0, - .ubwc_dec_version =3D UBWC_6_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -28,7 +27,6 @@ static const struct qcom_ubwc_cfg_data kaanapali_data =3D= { =20 static const struct qcom_ubwc_cfg_data msm8937_data =3D { .ubwc_enc_version =3D UBWC_1_0, - .ubwc_dec_version =3D UBWC_1_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL1 | UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, @@ -37,7 +35,6 @@ static const struct qcom_ubwc_cfg_data msm8937_data =3D { =20 static const struct qcom_ubwc_cfg_data msm8998_data =3D { .ubwc_enc_version =3D UBWC_1_0, - .ubwc_dec_version =3D UBWC_1_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL1 | UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, @@ -51,7 +48,6 @@ static const struct qcom_ubwc_cfg_data qcm2290_data =3D { =20 static const struct qcom_ubwc_cfg_data sa8775p_data =3D { .ubwc_enc_version =3D UBWC_4_0, - .ubwc_dec_version =3D UBWC_4_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, .highest_bank_bit =3D 13, @@ -60,7 +56,6 @@ static const struct qcom_ubwc_cfg_data sa8775p_data =3D { =20 static const struct qcom_ubwc_cfg_data sar2130p_data =3D { .ubwc_enc_version =3D UBWC_3_0, /* 4.0.2 in hw */ - .ubwc_dec_version =3D UBWC_4_3, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -70,7 +65,6 @@ static const struct qcom_ubwc_cfg_data sar2130p_data =3D { =20 static const struct qcom_ubwc_cfg_data sc7180_data =3D { .ubwc_enc_version =3D UBWC_2_0, - .ubwc_dec_version =3D UBWC_2_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -79,7 +73,6 @@ static const struct qcom_ubwc_cfg_data sc7180_data =3D { =20 static const struct qcom_ubwc_cfg_data sc7280_data =3D { .ubwc_enc_version =3D UBWC_3_0, - .ubwc_dec_version =3D UBWC_4_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -89,7 +82,6 @@ static const struct qcom_ubwc_cfg_data sc7280_data =3D { =20 static const struct qcom_ubwc_cfg_data sc8180x_data =3D { .ubwc_enc_version =3D UBWC_3_0, - .ubwc_dec_version =3D UBWC_3_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit =3D 16, @@ -98,7 +90,6 @@ static const struct qcom_ubwc_cfg_data sc8180x_data =3D { =20 static const struct qcom_ubwc_cfg_data sc8280xp_data =3D { .ubwc_enc_version =3D UBWC_4_0, - .ubwc_dec_version =3D UBWC_4_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -108,7 +99,6 @@ static const struct qcom_ubwc_cfg_data sc8280xp_data =3D= { =20 static const struct qcom_ubwc_cfg_data sdm670_data =3D { .ubwc_enc_version =3D UBWC_2_0, - .ubwc_dec_version =3D UBWC_2_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit =3D 14, @@ -116,7 +106,6 @@ static const struct qcom_ubwc_cfg_data sdm670_data =3D { =20 static const struct qcom_ubwc_cfg_data sdm845_data =3D { .ubwc_enc_version =3D UBWC_2_0, - .ubwc_dec_version =3D UBWC_2_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit =3D 15, @@ -124,7 +113,6 @@ static const struct qcom_ubwc_cfg_data sdm845_data =3D { =20 static const struct qcom_ubwc_cfg_data sm6115_data =3D { .ubwc_enc_version =3D UBWC_1_0, - .ubwc_dec_version =3D UBWC_2_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL1 | UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, @@ -134,7 +122,6 @@ static const struct qcom_ubwc_cfg_data sm6115_data =3D { =20 static const struct qcom_ubwc_cfg_data sm6125_data =3D { .ubwc_enc_version =3D UBWC_1_0, - .ubwc_dec_version =3D UBWC_3_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL1 | UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, @@ -143,7 +130,6 @@ static const struct qcom_ubwc_cfg_data sm6125_data =3D { =20 static const struct qcom_ubwc_cfg_data sm6150_data =3D { .ubwc_enc_version =3D UBWC_2_0, - .ubwc_dec_version =3D UBWC_2_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit =3D 14, @@ -151,7 +137,6 @@ static const struct qcom_ubwc_cfg_data sm6150_data =3D { =20 static const struct qcom_ubwc_cfg_data sm6350_data =3D { .ubwc_enc_version =3D UBWC_2_0, - .ubwc_dec_version =3D UBWC_2_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -160,7 +145,6 @@ static const struct qcom_ubwc_cfg_data sm6350_data =3D { =20 static const struct qcom_ubwc_cfg_data sm7150_data =3D { .ubwc_enc_version =3D UBWC_2_0, - .ubwc_dec_version =3D UBWC_2_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit =3D 14, @@ -168,7 +152,6 @@ static const struct qcom_ubwc_cfg_data sm7150_data =3D { =20 static const struct qcom_ubwc_cfg_data sm8150_data =3D { .ubwc_enc_version =3D UBWC_3_0, - .ubwc_dec_version =3D UBWC_3_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit =3D 15, @@ -176,7 +159,6 @@ static const struct qcom_ubwc_cfg_data sm8150_data =3D { =20 static const struct qcom_ubwc_cfg_data sm8250_data =3D { .ubwc_enc_version =3D UBWC_4_0, - .ubwc_dec_version =3D UBWC_4_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -187,7 +169,6 @@ static const struct qcom_ubwc_cfg_data sm8250_data =3D { =20 static const struct qcom_ubwc_cfg_data sm8350_data =3D { .ubwc_enc_version =3D UBWC_4_0, - .ubwc_dec_version =3D UBWC_4_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -198,7 +179,6 @@ static const struct qcom_ubwc_cfg_data sm8350_data =3D { =20 static const struct qcom_ubwc_cfg_data sm8550_data =3D { .ubwc_enc_version =3D UBWC_4_0, - .ubwc_dec_version =3D UBWC_4_3, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -209,7 +189,6 @@ static const struct qcom_ubwc_cfg_data sm8550_data =3D { =20 static const struct qcom_ubwc_cfg_data sm8750_data =3D { .ubwc_enc_version =3D UBWC_5_0, - .ubwc_dec_version =3D UBWC_5_0, .ubwc_swizzle =3D 6, .ubwc_bank_spread =3D true, /* TODO: highest_bank_bit =3D 15 for LP_DDR4 */ @@ -219,7 +198,6 @@ static const struct qcom_ubwc_cfg_data sm8750_data =3D { =20 static const struct qcom_ubwc_cfg_data glymur_data =3D { .ubwc_enc_version =3D UBWC_5_0, - .ubwc_dec_version =3D UBWC_5_0, .ubwc_swizzle =3D 0, .ubwc_bank_spread =3D true, /* TODO: highest_bank_bit =3D 15 for LP_DDR4 */ diff --git a/include/linux/soc/qcom/ubwc.h b/include/linux/soc/qcom/ubwc.h index 0b5aa9d0343b..c3f9efae5db8 100644 --- a/include/linux/soc/qcom/ubwc.h +++ b/include/linux/soc/qcom/ubwc.h @@ -13,8 +13,6 @@ =20 struct qcom_ubwc_cfg_data { u32 ubwc_enc_version; - /* Can be read from MDSS_BASE + 0x58 */ - u32 ubwc_dec_version; =20 /** * @ubwc_swizzle: Whether to enable level 1, 2 & 3 bank swizzling. --=20 2.47.3