From nobody Tue Apr 7 14:38:25 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CFC0C3F2114 for ; Thu, 12 Mar 2026 15:56:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773331012; cv=none; b=N42aTuEPbL9eGzsb8utjlmF1Ftqr6iXwUQyCeCyWBPP4iIVp/TlIAdZgb3dBGNe2+RuvyaDCI7XOiAQiMVS5QMcbLkJs1ELurAsr/mU1OAK2oUv74eK7JGkHZwwsD2loeHn3QEnpEi5dQ69dL6k0Etom+tFzhiwDot1WQMSm/uc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773331012; c=relaxed/simple; bh=jXkw/Wx9LLwezVPoc+CCH8yu7sVp34+2DlmAMLBQoNs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=eXomEJbreUvpPV186+LbP9xKTb/wtA7IDaWf7wmaxf1dCaOsouB4y11oCogW+nDl0gkgucn1asVu31HChhkJjPJhAv4gSQuXjfMihl01bR6S80Izepb3cdF/srQpoEDa1I7M97bUxA1TpCrYQBLf4eP12CnYbu3a0kGc3OVNglQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=MKSmmZEL; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=FPfwhq46; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="MKSmmZEL"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="FPfwhq46" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62CALZGR4026924 for ; Thu, 12 Mar 2026 15:56:50 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= ITV2Z2FKXxhj1Zf/PcEm6ursi3fSbWkI+jtZ69OHRy0=; b=MKSmmZELWkqrzc82 VVdXQCxHrKj6h1fkgVW7xEziOdAaeW892q47NHvMh5o5vZgPFyANK6Kfx0GeYZDd r8hMy/oiCTgzLFQ43UJGaskSDJItGQM78Oum/EsDo1YMHLB5zZYI2t91G3cQRqKn m8dbh82LdZH9s2nKAuI6lfejmUiVv/AHlgB103a4nOnxDCaImJS6un2JmJQdgdJC 3C8nqOz9Wdkno2giyTb43GdI54uAv/5BSR8vpxh6y+/C5RcqeIjCTdKUvOb3ttM9 vLzh8BuKotB0vrNw52DUHpLr07V0gW+b0zgPo5xaRV0gADT8I6P7I/SUV/oGMoKz 3xAQ0g== Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cuh54tkvt-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 12 Mar 2026 15:56:49 +0000 (GMT) Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-3598c05c806so1218790a91.0 for ; Thu, 12 Mar 2026 08:56:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773331009; x=1773935809; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ITV2Z2FKXxhj1Zf/PcEm6ursi3fSbWkI+jtZ69OHRy0=; b=FPfwhq46lAV1BNCarGfU68GPhagp9Sjsr9jrqP2FxNND+hEIToXrQHMUWWF+BUR7wy MiVtqAsgrwKeC5d+DnRaJiTC4SjY9wPdydmJC1+Lglie0GIqK1xTiDkB49hkOtuuvTPg PIYfXTGgRytSpCHzQDomoHkNsm30Mr+vbs3tOQjSTK0iW6bPVp7c7qsPhaUn41ypkUYU WVjGClEr4Zp0FhypgwneG739n6xaL/l8YUO/oCNQvEnIHWf8QsRdS6X1jtmJcx89AgjN 33n9Qr613ruAkEWwfV7Xeonx4G75v9s1TLb8JwuFf3ejF9Y2NAYSGgO5bOfOrbn4sL14 Wm/w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773331009; x=1773935809; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=ITV2Z2FKXxhj1Zf/PcEm6ursi3fSbWkI+jtZ69OHRy0=; b=shII41NoKfo6hlyTYixmyH1Yu/8ouFSSfAg+OqOJXpPQ2Bwdc8o83mqkJdxepOXUtn PCMZ4joj4FODbekuiHC4twJ2dNT8TGpzRKLa7hMhf1GOs16Frt95/brslQK6KbevcceT qov4BNEqzP1XwmgDzEreKbd5Dr3KhEjz5OdwYfd80CQ26nS4tt2Yhoj97jBfOPNPYwix jk7kjCIEz/oC9U/IkaA7w+Tmt+b702Py9NWfLrhSksV4FIWnHyYscWXo4Zc60SsWUYUC udAKJwPi4vLIImvQ4ZvELxdBwyvmbiL8XVb+5/YYqDHiNU/wtOlQuabL0zFCVAX4GEnc XFjg== X-Forwarded-Encrypted: i=1; AJvYcCU7WnAkFRYrZHBAybdUttelX0mJY1sg5gQ6IgfJtOqyBBfb8FxCIOmL9EGx4L5HnXYHsT9ZpMZTh4EMfJA=@vger.kernel.org X-Gm-Message-State: AOJu0Yw+o5BLggAG+6HjVf3pvjgHNxW2JkB8CA2ouAx7U6ebYxBCH7u4 th8+HyL95rqr6ipXqd0I6dQmHiKg/mLDEbinrdFx9/2NMI5dyK2Dc2prSiIjBDbJKY8d1luBT0K I02LFCDwpKLQwPyFlOXfFb+bm+PskPFcdpaXp1bGg+52CUIVdmQ4hafn+HCl6C8mbjMM= X-Gm-Gg: ATEYQzxUuEY4TzDTpVihBk4UqzY6zWiuuG4V3dxubuKyI4vJ9gswQkrk8DfQZ8Yfs/o HkLfYWB+7FuMnNHP/TkADvvrAMOSqc8ypkmzj0rYoF96tEYFBch3XJekKn5RpfRr/5vyZiaVoi6 hpnWdpPfe1bDi2HPiY88FDvx1j8PsXfI9xuRwdbFOkPduqEw5XHf7y4vOCUPqGoNHnFvGZisd8K NW2CAOef77hqIVqOOK2pGF4FgwxWoZoAJ8iS+8ZUHyniaCAV6Z22Dv3l8h4SZCW2ZtKmr4PdseL GcB88hF0dATufE2hjSZhxQjiwFufyqhaO5WzGcum/8bdvXX27myBVmi/saHMdJGokRJHvBWYSDe vfFv/1Q//t1eJGDyJHj0KnvT6yYStcxMZlSGONxUqQ55F3D+NiQ== X-Received: by 2002:a17:90b:394f:b0:354:a332:1a61 with SMTP id 98e67ed59e1d1-35a21efb0eamr154164a91.5.1773331008828; Thu, 12 Mar 2026 08:56:48 -0700 (PDT) X-Received: by 2002:a17:90b:394f:b0:354:a332:1a61 with SMTP id 98e67ed59e1d1-35a21efb0eamr154131a91.5.1773331008376; Thu, 12 Mar 2026 08:56:48 -0700 (PDT) Received: from hu-mkshah-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c73cdf254acsm6067852a12.11.2026.03.12.08.56.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Mar 2026 08:56:48 -0700 (PDT) From: Maulik Shah Date: Thu, 12 Mar 2026 21:26:35 +0530 Subject: [PATCH 1/5] arm64: dts: qcom: x1e80100: Remove interconnect from SCM device Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260312-hamoa_pdc-v1-1-760c8593ce50@oss.qualcomm.com> References: <20260312-hamoa_pdc-v1-0-760c8593ce50@oss.qualcomm.com> In-Reply-To: <20260312-hamoa_pdc-v1-0-760c8593ce50@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Linus Walleij Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, Sneh Mankad , Maulik Shah X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1773331000; l=1121; i=maulik.shah@oss.qualcomm.com; s=20240109; h=from:subject:message-id; bh=jXkw/Wx9LLwezVPoc+CCH8yu7sVp34+2DlmAMLBQoNs=; b=myakjeEITJ/H5ts3QaWs3y1Yjs9Hf/og0xdhtZ0vdfIR3B9DjwPvxYDIcaVqwi56hpizDmwpe kWo1sEP0nNUCyu2G52iMRsICwZ9D9XGY4mAslRlKQOjIrYMonHQ7YAJ X-Developer-Key: i=maulik.shah@oss.qualcomm.com; a=ed25519; pk=bd9h5FIIliUddIk8p3BlQWBlzKEQ/YW5V+fe759hTWQ= X-Proofpoint-GUID: PpXa93Sj0ZkCacvm73OMITYuf4D3gVtE X-Authority-Analysis: v=2.4 cv=BNG+bVQG c=1 sm=1 tr=0 ts=69b2e241 cx=c_pps a=0uOsjrqzRL749jD1oC5vDA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=CuJFZRpwjaNh95NkJR0A:9 a=QEXdDO2ut3YA:10 a=mQ_c8vxmzFEMiUWkPHU9:22 X-Proofpoint-ORIG-GUID: PpXa93Sj0ZkCacvm73OMITYuf4D3gVtE X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzEyMDEyOCBTYWx0ZWRfX3eBGIu18jX4O R1VmQ2yeHXm4cCC6esrwhqiNl0woBaQrnLn6VXjxsCwTljkBSOwesZhCfQmT6kIuHxitIvLQ17G HX+TfPFv6nRXgezmWoPnNALsxeXGjdpo8ypcNuienuZYkD70KVHxU3Vxyz/HPLQmzWXiDeA+3F/ TcHl5sMaRa3ELu7ockcdkn000ttZnaF4U+seYdb1BRO7wHfdX7nGnM5G7mv6c9HsbDmQIe3YrSP mFze5Ll6jZsQjb/ysM6GekOemGdqsoOKlbZlHTux6KAxDWqVzMmwcLkUGiii5Pq3K5EjrjhdnKQ dZrCI4F9lFKfRXH5XPTPitAJZ4+c0JxI9nZD8OVlGQZXPPLEigG4gHW9tNmziswEyq0IdJVyf9X yd+gl6CSrXbRXWegZMBw6U2NV15PKnLDTuU7vJL9ChdEmA6JcqJY3BSZpmJ8+5WwQKauhVn0isx B5yXL59+w7A5eTUJT9A== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-12_02,2026-03-12_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 clxscore=1015 bulkscore=0 lowpriorityscore=0 malwarescore=0 priorityscore=1501 impostorscore=0 adultscore=0 phishscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603120128 Interconnect from SCM device are optional and were added to get additional performance benefit. These nodes however delays the SCM firmware device probe due to dependency on interconnect and results in NULL pointer dereference for the users of SCM device driver APIs, such as PDC driver. Remove them from the scm device to unblock the user. Signed-off-by: Maulik Shah --- arch/arm64/boot/dts/qcom/hamoa.dtsi | 3 +-- 1 file changed, 1 insertion(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/hamoa.dtsi b/arch/arm64/boot/dts/qcom= /hamoa.dtsi index d7596ccf63b90a8a002ad6e77c0fb2c1b32ec9c8..ebecf43e0d462c431540257e299= e3ace054901fd 100644 --- a/arch/arm64/boot/dts/qcom/hamoa.dtsi +++ b/arch/arm64/boot/dts/qcom/hamoa.dtsi @@ -308,8 +308,7 @@ eud_in: endpoint { firmware { scm: scm { compatible =3D "qcom,scm-x1e80100", "qcom,scm"; - interconnects =3D <&aggre2_noc MASTER_CRYPTO QCOM_ICC_TAG_ALWAYS - &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + /* TODO: add interconnects */ qcom,dload-mode =3D <&tcsr 0x19000>; }; =20 --=20 2.34.1 From nobody Tue Apr 7 14:38:25 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7C7133F23CB for ; Thu, 12 Mar 2026 15:56:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773331017; cv=none; b=OPXvGaigXko9OHzzEfO4WEsibeAU/ft1RIKJuxTgJAhDRGCqVE9g4Puf+PhNOoGzANqAe4+IMy9SEb3hJuAIMde4UDpEnyuq37O/PaxcP6ejDKCVTf7q5/O8DhFuH6ex5kY+fFZm9V1ufrbQjB3j7JEpRzdeSwwA5Ifj4o3+Xvg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773331017; c=relaxed/simple; bh=QOSYTgCaUcMKAsSL/8j8RieU+DwqZrAkCE8Aj7ml/hE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=jQfNYcvwDBGA5iGx1zTsuAPuL2fGQ9+2vjjTW7XGL6Iq31eWw6qQlGU0ikqzE1ing/1r7W4MZFhbAYnQ/4A+K+bjA3qRy66G+orTRwJXoloX69g3WnSVIcjvTGYaDTNgLLU0dXtpMfeg30N9pLYafCXyYKPW24NhunzhZaAbJzY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=hqu2glHY; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=KFRlib9f; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="hqu2glHY"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="KFRlib9f" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62CD73sv1740587 for ; Thu, 12 Mar 2026 15:56:54 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 532KCWBD+lQ65ANLZbE3X+kGTv2qa2uYgZCfupjZ2zw=; b=hqu2glHYf04RA5mr U2UFJH2xE7nnBbfTW7K0ICNYAoA8Md9uiqmD3lblHVF/pcQMOnD5WSktesmZ30VM r5abLt9fD+zkiFE84llwfB4I99egRJx22Bov48iPvbklKfrqGQ7xUgHeQUkQD1Eo Lq2Z/C/kizbGYbsLaLJ3F0iNNbGAWHjIMAtUHYrZRGzznpUa/ryZC5kffalkbJxr QQ2NCg+LnOAeljixDXmBXV4z9J25cS/OGOTtZ4amDC8iSD621Yv9Wu1cQJo6NCju V6dblkN/QjzeyLwCU6gK4LG0S6/UvZDlhzuJ9m3r/jyYQ4Jdvcy+oifgNx1tvas7 b1YZnw== Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cumvdj174-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 12 Mar 2026 15:56:54 +0000 (GMT) Received: by mail-pf1-f199.google.com with SMTP id d2e1a72fcca58-829b7ed8964so1223660b3a.2 for ; Thu, 12 Mar 2026 08:56:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773331013; x=1773935813; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=532KCWBD+lQ65ANLZbE3X+kGTv2qa2uYgZCfupjZ2zw=; b=KFRlib9fQ839BdVh8rVwqvU+4zN9Ku37db0F9Oq7VVpEnJIidgSJI8eq5HRCduCN82 +vO2l43045lR7CagZSKQaLBS4U3CSi9X/mDUoWiyfPNv3JVSH+YgBUUA/TnacraHlMGu D8wqrvJOQahZbI23/cCIhoJ9oppKcTY7BO1FLiKPxMZjR2JWdD+WnmKvOEpBUeyhmnXO wrcRfwexbcTcSww4d/d6QQiPn/NMMZ42UAaCsa14h7aAd/PDwmy2fuFqmv8hT6rDGLvw XNZxI6MAKdndrz0QCMuLOZ8Ribv7PoWWyw1OIv+NxpglXhmQP2FD3WEinPvuHShUgWwS DUWA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773331013; x=1773935813; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=532KCWBD+lQ65ANLZbE3X+kGTv2qa2uYgZCfupjZ2zw=; b=bwEiQyD5UMl0un7L9Qj1tkWNKyl+bth9frlmcV5Py9g+V+MrZUu7A4oYk9sdYtZPD1 dieSf5/BJnVClrHmwzmdQagMVvUsWtLUfiSXIPse3i1QA9ZbALxSbLWAzxiae4BZj7nf IbWWJxoVcZ9uXmF66SENeePSNCfKPx61LpsZNtwojW2PthppN2M+eY5prBaQUkN81XUZ 84zLlPUb3xmvkmJo9+TXRa3k+LTe509EfnFgMsKax2wh5TzW7epUvGT9DHEvjANSmXto j7Ckhk2aojvXrTgF3nK5ZVZ+Ea/lYzQRctAldWfNHkv8ZsYnKkABwrn/YZyTCtP1qa+s mfLA== X-Forwarded-Encrypted: i=1; AJvYcCWHfNJhilzKh5kyELJNZ8EkQErogn52cPP/7xFOA7bBsAWpYdEMH8WOG8kVOP0Hs4A2UYZdfyZ7WHe4vEM=@vger.kernel.org X-Gm-Message-State: AOJu0YzYBDoQph00k9o8OoRkyWYTaapvzfnoGtjb5ILMeNZpc7eIS3I8 7cSK0D8zMe0DlnS73z43z2PoqUSII4dFlhl7mfh1kdnaEYmTcATqNyQWanVMJ/DtIf7o+xeeUmn zVPw29O7AeRgeRTLC63Za5fh3fjGI9qbs3UeIoI37qOc82t+Rc+eS2suruVLpy+N7foE= X-Gm-Gg: ATEYQzzpHrWvea8CvRvnxzJiQ3qDJZ+TMPRWjFIZ8q6sdPvKibSSuKTlWUb41GrlMlw pvt3SMd1WR0N8tvMghwiqIDH2mKPrG5TrQ8/4Ai+LNzc7hSBBVI0rIdjg5P9q9DRy1Cyu86aQLN j7fKWl2XScWyjTbf+1PDMNcwLspqDHpp0dvGnKrgNNaV8zAuQKOEmEBoveijIPTf61YMx3zWiE6 OSquSNEuTI3OoUg9HLEVGukMt4v3AhGxhXWeEG04iwF6AC3aYdatmCUlDq4/LWHb+sPlJSFvnX9 OMXMKCZeJBsb3U31B1gr7BWcJD6NjAt4moclBtpZnoa4s8VCk6kQPxFCM7pat08ipekeTm2Kt9y 6OSleTJ/b7pLrbA7NXcjaD7PW2XN5QJXgvVF+ig5QXAgiNMwudw== X-Received: by 2002:a05:6a20:7345:b0:398:8dbb:d2b with SMTP id adf61e73a8af0-398c613774emr6285885637.58.1773331013182; Thu, 12 Mar 2026 08:56:53 -0700 (PDT) X-Received: by 2002:a05:6a20:7345:b0:398:8dbb:d2b with SMTP id adf61e73a8af0-398c613774emr6285859637.58.1773331012653; Thu, 12 Mar 2026 08:56:52 -0700 (PDT) Received: from hu-mkshah-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c73cdf254acsm6067852a12.11.2026.03.12.08.56.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Mar 2026 08:56:52 -0700 (PDT) From: Maulik Shah Date: Thu, 12 Mar 2026 21:26:36 +0530 Subject: [PATCH 2/5] dt-bindings: interrupt-controller: qcom,pdc: Document reg and QMP Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260312-hamoa_pdc-v1-2-760c8593ce50@oss.qualcomm.com> References: <20260312-hamoa_pdc-v1-0-760c8593ce50@oss.qualcomm.com> In-Reply-To: <20260312-hamoa_pdc-v1-0-760c8593ce50@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Linus Walleij Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, Sneh Mankad , Maulik Shah X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1773331000; l=1350; i=maulik.shah@oss.qualcomm.com; s=20240109; h=from:subject:message-id; bh=QOSYTgCaUcMKAsSL/8j8RieU+DwqZrAkCE8Aj7ml/hE=; b=vpMHwGtb+th0Tp8dNLcy9+dpWI7h4sgUaLhyFiP3eXoPG1Bjk/hZpF6GwjeiB8dNOXp8PpvYI Psv4dPIRU4NCujY4h8JilSKBMXyf9TNk+hbWBS4VdI3i3b4sbvZklYa X-Developer-Key: i=maulik.shah@oss.qualcomm.com; a=ed25519; pk=bd9h5FIIliUddIk8p3BlQWBlzKEQ/YW5V+fe759hTWQ= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzEyMDEyOCBTYWx0ZWRfX5CBQSZpCOgIx ElpklcZzstRiSpckwquP+z1rcuq0Aop4BtE+NEK/fp1Elb0cK4VmI86v2WJ4UWGmIHHdL7CvnVK gpmdi9Pz3/YkRBzM1KqGhh9eL986/QdhUen/LmbIzpfWwAQCCpS0+13n3PY6Lz3o/2sFvz2hK8f fbNepa39CzRUd5JwmKxItr6e19FhQnsauudxVq5ZZV4cGj1AmScqLqrpZ2i8TDVk40q4lzT/sq2 /Y0OWA8AeU2UbiEUrToQes/Z9fqx0fYJRTQEOY/S5Yqtkm+pFz4AqVfVWn/m5mZ2Iz62kAxwF1v 0dB9SVbV4OhPEDcpoJFbXT8HzYAt+tzHbNgupRx0b3N9y7ysdhB2j78UXgIpdo5GH4KjA3oxoId GKmqpIeTL5S+IoKZzDlpWaMLR0aVyNHEDD68O7qYx3AzAp9ElSOj/9nviL9dXy/hVS8Pnn26mdN 2RmRs+B0o46OKHv7k5Q== X-Proofpoint-GUID: nyF55b9eHz1Z4ypGzf04ewk73SPdmaMG X-Proofpoint-ORIG-GUID: nyF55b9eHz1Z4ypGzf04ewk73SPdmaMG X-Authority-Analysis: v=2.4 cv=XsT3+FF9 c=1 sm=1 tr=0 ts=69b2e246 cx=c_pps a=WW5sKcV1LcKqjgzy2JUPuA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=w7jjODl3O23ZzICBv2cA:9 a=QEXdDO2ut3YA:10 a=OpyuDcXvxspvyRM73sMx:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-12_02,2026-03-12_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 spamscore=0 bulkscore=0 clxscore=1015 adultscore=0 priorityscore=1501 impostorscore=0 lowpriorityscore=0 malwarescore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603120128 Document PDC reg to configure pass through or secondary controller mode for GPIO IRQs. Document QMP handle for action concerning global resources. Signed-off-by: Maulik Shah --- Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml | 5 += ++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/interrupt-controller/qcom,pd= c.yaml b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.ya= ml index 5ad68b2c6fc630fb4044c7224e6791d3bf4c2937..00eb9b28170c29c811c17b1f02f= 1f4f14779752f 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml @@ -62,6 +62,7 @@ properties: items: - description: PDC base register region - description: Edge or Level config register for SPI interrupts + - description: PDC config for pass through or secondary IRQ mode for= GPIOs =20 '#interrupt-cells': const: 2 @@ -82,6 +83,10 @@ properties: The tuples indicates the valid mapping of valid PDC ports and their hwirq mapping. =20 + qcom,qmp: + $ref: /schemas/types.yaml#/definitions/phandle + description: Reference to the AOSS side-channel message RAM. + required: - compatible - reg --=20 2.34.1 From nobody Tue Apr 7 14:38:26 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 99EBA3F7A9C for ; Thu, 12 Mar 2026 15:56:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773331021; cv=none; b=R493hTR308KW3k2m0Px9gQe9WbmbAnl3dteu89T9aB/TTc4zMqzG6BXPeIG1Q/fjXUf47bK6BA9Iw0sVWWOa6OIPZvuoLC94FpbOTPhOPmc2K1RD2nPlLN90UMYS92iBYo0Uf6OuemgFM72mfuIWU2nB4RuHmHepwuNid+5r4kE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773331021; c=relaxed/simple; bh=bCu7aW8/QTWapF5ij+NKUvcd7TvrQElcFNdenTYTv3U=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=sa/Wxg8CtX8LZ2amimya93vXKvnkX5GpGhFoO9I5zyYi5sBiYAHZP5SSMX1X4vXieN0f6JeGEJGA5SbAYiJWagzUTGzp94pBeLOsAC9f2rINLeQq2nDNnjBPnwMc7GjjuWYSsocZ2jDuY9vw/92Tc9j8fjkF0/hjcwptdGiSeT8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=hsHfjB/7; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=U9IGElHv; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="hsHfjB/7"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="U9IGElHv" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62C99n8T263416 for ; Thu, 12 Mar 2026 15:56:58 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= RpOQxkqEm7pn/TWMDSYAKoFZhY03aCVnaB1ijpNgrGE=; b=hsHfjB/7SzZ7Q8eY PiQzBDPCLS01Ad/pwH6zlASAyqeU58y4q98El57R9AicTzMBmBgit6/6KXpfW2Fn +bNf+A3UdFd4E1mF8W7b7d7Q3YGyeLkNkeClCOoT/Pqj52FpEmk6ZRQ3vvvRTKM3 Xm/hLWujsQjRvSnsBogLVNDlzvooukm7PiHg13XGzdwqEcxcVv4hZy21M2vqDV52 nptejBx/2fOKOftRinh1hE9DFVpdJObCDSL0BB6ipjmJMYQBg2UARqnLE1MMi/NQ EGUl+5t4atqCLAd0I6lyUWkXAFnbnN+e7o/kz9tillZX/VnaP+xLiqHONLticw7W a9Ji7g== Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cuh4yjmw9-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 12 Mar 2026 15:56:58 +0000 (GMT) Received: by mail-pg1-f198.google.com with SMTP id 41be03b00d2f7-c73939e0314so602425a12.1 for ; Thu, 12 Mar 2026 08:56:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773331018; x=1773935818; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=RpOQxkqEm7pn/TWMDSYAKoFZhY03aCVnaB1ijpNgrGE=; b=U9IGElHv3OJyXSeVmmDwwbb4t5gr8P5KpyY2b0nJzOauFWSFnj0sEg6+1HadolGqJr ILyJYEwr0CRZAD2MCIBzRU81s529TySRux0gUhBdl4qh+sFeFUe1DsZ+NMULisbURi/I mmFpaoP75Okxjbx7PV0mpGuxL/D9l9Jn8G147jW45ooP6Xg0bb6wfoi1WbtGf09n4X0x N9J9Q5g7HwzonkoqcfsQ4GfKXWh7JdQmSb8nFmXs1+ZrpIA2YEzebFk+SN8dS6F038Rb PqtDPSd/ThwtoQQs1ZClN4T1FcK3QYm61fPY/nyfBHSJ++Hl+47Kc7sEM2mkG7e7GCpq pBRQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773331018; x=1773935818; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=RpOQxkqEm7pn/TWMDSYAKoFZhY03aCVnaB1ijpNgrGE=; b=St/UD/BQTYEiVMxLMEPcVzTgMQYMhhedCtcs4dbeSqgC1X2hpZAVU/Q8si8p6gfccF NZ9fauX0a7H8torI3SK4yrv+m0GEcdJcoHtZVBMuUHBv7xVLhAm03jtbB7FzNF8X9DUq JMDvCmZjuPN3HADOnKb1sxY+3+27HIAOpW16yeiBC3J5kvwSJ++bMpT0u3rv2fGTr/Fy o7zpxNXOU4UpNjs/5QREPeQfXeqYy3P5qRqBJhrLl/BxmdPQn+Zy352PaQjkEBj6eEtC djouw3cWkFRyxGb+BsxSNIPgNGFNQ9D4pix4eOrFEy+8wU6MuRdcUmffQA8mQnJEVDCD TY6Q== X-Forwarded-Encrypted: i=1; AJvYcCWV89lO0EHP2+ufQ+MULv0Af+WrtTbYgah1tpLmFZ6NmC4W8d7bGIh3MnLqicvEny+us2JLubk0hKFlne8=@vger.kernel.org X-Gm-Message-State: AOJu0YzZMk6yxmhy50lurQsF+oRE65tCNHbBtSpEfu2HBHhPvKxfBL31 /Khv+9Eayos9TVJXlRGHuZMCUL8++6GnZS+B21LI8RE79z/zyoGJsSvCcbKUcfe5VdYYbxbBvjb Ed6Pdcj/lJZWDq3AjNs0rU+QL0U0SwSeks/yr0IHRJyBtV/mPdAtIJW58QqOfWqrCc2w= X-Gm-Gg: ATEYQzwPUH4KaKSNrQNBaUBUJAvBXlOY+bG9HAhiMgs/lgfskgCOwqVAcSAB+fYNgQq rnXgoqr7vkRdIAqZiI22AQNaE+Qpq13UZRk2pGnWzAW5EzD1NJ4gsFc+laX5EhP5Q4/q3yeizdl ZODZ4p3N4835d/Jonnc0tLvxqM7EcOt205ORmXKz86ysaXgHOCTTi2YSgS3lOy+h2huL4k393Oh WkXbU3Calpdwy7peQ6Im3VMrOxJYfaPa4AaWX5B+6D3C5V1xfKlBLhF+tcjPq5M/hF1ivgcy6op oLGSpeUg9Pj0t+eO3FwiNdIisytNve9Is0yeuK8ApJLd8HMg3EnQB3e6vuZYB1K/WDcTN35Pflk sVWfIrgvrZ0LPuMhAW2C0ttvEvGc2LCUMuLZpVBbQxliDVaiMZA== X-Received: by 2002:a05:6300:4049:b0:398:9579:dff7 with SMTP id adf61e73a8af0-398c60dca0fmr6852798637.41.1773331017444; Thu, 12 Mar 2026 08:56:57 -0700 (PDT) X-Received: by 2002:a05:6300:4049:b0:398:9579:dff7 with SMTP id adf61e73a8af0-398c60dca0fmr6852768637.41.1773331016857; Thu, 12 Mar 2026 08:56:56 -0700 (PDT) Received: from hu-mkshah-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c73cdf254acsm6067852a12.11.2026.03.12.08.56.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Mar 2026 08:56:56 -0700 (PDT) From: Maulik Shah Date: Thu, 12 Mar 2026 21:26:37 +0530 Subject: [PATCH 3/5] irqchip/qcom-pdc: Configure PDC to pass through mode Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260312-hamoa_pdc-v1-3-760c8593ce50@oss.qualcomm.com> References: <20260312-hamoa_pdc-v1-0-760c8593ce50@oss.qualcomm.com> In-Reply-To: <20260312-hamoa_pdc-v1-0-760c8593ce50@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Linus Walleij Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, Sneh Mankad , Maulik Shah X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1773331000; l=8507; i=maulik.shah@oss.qualcomm.com; s=20240109; h=from:subject:message-id; bh=bCu7aW8/QTWapF5ij+NKUvcd7TvrQElcFNdenTYTv3U=; b=d+poMCmM7RMoa49Lxh9InyAofRhN+0qUsDLXbN7fU5x1rNBMAqqfFMT6NdsoTy+Qjn9ufm41u G3sNrdL45YqAzyKqCC8LzfSlg55RlPk28WfKHa+qh2/emobWP+/6Ihs X-Developer-Key: i=maulik.shah@oss.qualcomm.com; a=ed25519; pk=bd9h5FIIliUddIk8p3BlQWBlzKEQ/YW5V+fe759hTWQ= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzEyMDEyOCBTYWx0ZWRfX9p4IzMqfo0Ic bceXTHU5/+gSGOwkkAW+IzvSp8E8uXQkrMJgnEYlECgHuNViavVJGfDqYdZJNwNLp5II1UQgj11 soSn3sIf7VniWazUrkbBeof4EaQnx8hyTH5hv6QWpYFJ7IVdKYH62+OmL28/nlo0cCCX1QCCfZP Wn9YlniZbSMg0xb0eYb1Y025QOgdDkeqaEmEOyI+atP89e4uSKN7759rK0CrbiP6R+9qouirYNC Sl2ZljThgehmEfcD8/GtdfwL+DQCCDD9EqTlnzMBlGf2ifZdlcLXy/+T7yw8kPZ3ft3x+7qzCdr QPYencCz3v7odMZFdj6Q6LRuhLq5Ukx9vwFJiwREmGpbMI2gfvQMyVoiJex4PrmcAc/lWFx26oV 5HenRlhheLtDN6+CjE8hMkL5e5VejAGiMxYGIrM9ix+Tnbmdjub9RYGXEMwPhC2I7RcaTmvSbcY NTnc8PLYiwtoTO9Nbag== X-Proofpoint-ORIG-GUID: EWSPYmbTO0z-baJOWKlHpFZ4y-f9JOhc X-Authority-Analysis: v=2.4 cv=C+7kCAP+ c=1 sm=1 tr=0 ts=69b2e24a cx=c_pps a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8 a=aIvA2l6cyS3-6N-EsbsA:9 a=QEXdDO2ut3YA:10 a=x9snwWr2DeNwDh03kgHS:22 X-Proofpoint-GUID: EWSPYmbTO0z-baJOWKlHpFZ4y-f9JOhc X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-12_02,2026-03-12_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 priorityscore=1501 phishscore=0 adultscore=0 suspectscore=0 bulkscore=0 lowpriorityscore=0 clxscore=1011 impostorscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603120128 There are two modes PDC irqchip supports pass through mode and secondary controller mode. All PDC irqchip supports pass through mode in which both Direct SPIs and GPIO IRQs (as SPIs) are sent to GIC without latching at PDC. Newer PDCs (v3.0 onwards) also support additional secondary controller mode where PDC latches GPIO IRQs and sends to GIC as level type IRQ. Direct SPIs still works same as pass through mode without latching at PDC even in secondary controller mode. All the SoCs so far default uses pass through mode with the exception of x1e. x1e PDC may be set to secondary controller mode for builds on CRD boards whereas it may be set to pass through mode for IoT-EVK. There is no way to read which current mode it is set to and make PDC work in respective mode as the read access is not opened up for non secure world. There is though write access opened up via SCM write API to set the mode. Configure PDC mode to pass through mode for all x1e based boards via SCM write. Co-developed-by: Sneh Mankad Signed-off-by: Sneh Mankad Signed-off-by: Maulik Shah --- drivers/irqchip/Kconfig | 1 + drivers/irqchip/qcom-pdc.c | 119 +++++++++++++++++++++++++++++++++++++++++= ---- 2 files changed, 111 insertions(+), 9 deletions(-) diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig index 83d333f8bf63d78827800e0de724f81e6aa2f1df..89caddf6e5c569a0e867cda1838= c870b967fb13d 100644 --- a/drivers/irqchip/Kconfig +++ b/drivers/irqchip/Kconfig @@ -505,6 +505,7 @@ config GOLDFISH_PIC config QCOM_PDC tristate "QCOM PDC" depends on ARCH_QCOM + depends on QCOM_AOSS_QMP select IRQ_DOMAIN_HIERARCHY help Power Domain Controller driver to manage and configure wakeup diff --git a/drivers/irqchip/qcom-pdc.c b/drivers/irqchip/qcom-pdc.c index 32b77fa93f730416edf120710bcdcdce33fa39a7..051700d672471c092e8cda4d7f5= aa6d2032157f7 100644 --- a/drivers/irqchip/qcom-pdc.c +++ b/drivers/irqchip/qcom-pdc.c @@ -19,6 +19,8 @@ #include #include #include +#include +#include =20 #define PDC_MAX_GPIO_IRQS 256 #define PDC_DRV_OFFSET 0x10000 @@ -26,9 +28,11 @@ /* Valid only on HW version < 3.2 */ #define IRQ_ENABLE_BANK 0x10 #define IRQ_ENABLE_BANK_MAX (IRQ_ENABLE_BANK + BITS_TO_BYTES(PDC_MAX_GPIO_= IRQS)) +#define IRQ_i_CFG_IRQ_MASK_3_0 3 #define IRQ_i_CFG 0x110 =20 /* Valid only on HW version >=3D 3.2 */ +#define IRQ_i_CFG_IRQ_MASK_3_2 4 #define IRQ_i_CFG_IRQ_ENABLE 3 =20 #define IRQ_i_CFG_TYPE_MASK GENMASK(2, 0) @@ -36,8 +40,11 @@ #define PDC_VERSION_REG 0x1000 =20 /* Notable PDC versions */ +#define PDC_VERSION_3_0 0x30000 #define PDC_VERSION_3_2 0x30200 =20 +#define PDC_PASS_THROUGH_MODE 0 + struct pdc_pin_region { u32 pin_base; u32 parent_base; @@ -97,6 +104,33 @@ static void pdc_x1e_irq_enable_write(u32 bank, u32 enab= le) pdc_base_reg_write(base, IRQ_ENABLE_BANK, bank, enable); } =20 +/* + * The new mask bit controls whether the interrupt is to be forwarded to t= he + * parent GIC in secondary controller mode. Writing the mask is do not care + * when the PDC is set to pass through mode. + * + * As linux only makes so far make use of pass through mode set all IRQs + * masked during probe. + */ +static void __pdc_mask_intr(int pin_out, bool mask) +{ + unsigned long irq_cfg; + int mask_bit; + + /* Mask bit available from v3.0 */ + if (pdc_version < PDC_VERSION_3_0) + return; + + if (pdc_version < PDC_VERSION_3_2) + mask_bit =3D IRQ_i_CFG_IRQ_MASK_3_0; + else + mask_bit =3D IRQ_i_CFG_IRQ_MASK_3_2; + + irq_cfg =3D pdc_reg_read(IRQ_i_CFG, pin_out); + __assign_bit(mask_bit, &irq_cfg, mask); + pdc_reg_write(IRQ_i_CFG, pin_out, irq_cfg); +} + static void __pdc_enable_intr(int pin_out, bool on) { unsigned long enable; @@ -312,7 +346,6 @@ static const struct irq_domain_ops qcom_pdc_ops =3D { static int pdc_setup_pin_mapping(struct device_node *np) { int ret, n, i; - n =3D of_property_count_elems_of_size(np, "qcom,pdc-ranges", sizeof(u32)); if (n <=3D 0 || n % 3) return -EINVAL; @@ -341,8 +374,10 @@ static int pdc_setup_pin_mapping(struct device_node *n= p) if (ret) return ret; =20 - for (i =3D 0; i < pdc_region[n].cnt; i++) + for (i =3D 0; i < pdc_region[n].cnt; i++) { __pdc_enable_intr(i + pdc_region[n].pin_base, 0); + __pdc_mask_intr(i + pdc_region[n].pin_base, true); + } } =20 return 0; @@ -352,10 +387,13 @@ static int pdc_setup_pin_mapping(struct device_node *= np) =20 static int qcom_pdc_probe(struct platform_device *pdev, struct device_node= *parent) { + static const char buf[64] =3D "{class: cx_mol, res: cx, val: mol}"; + unsigned int domain_flag =3D IRQ_DOMAIN_FLAG_QCOM_PDC_WAKEUP; struct irq_domain *parent_domain, *pdc_domain; struct device_node *node =3D pdev->dev.of_node; resource_size_t res_size; struct resource res; + struct qmp *pdc_qmp; int ret; =20 /* compat with old sm8150 DT which had very small region for PDC */ @@ -366,6 +404,13 @@ static int qcom_pdc_probe(struct platform_device *pdev= , struct device_node *pare if (res_size > resource_size(&res)) pr_warn("%pOF: invalid reg size, please fix DT\n", node); =20 + pdc_base =3D ioremap(res.start, res_size); + if (!pdc_base) { + pr_err("%pOF: unable to map PDC registers\n", node); + ret =3D -ENXIO; + goto fail; + } + /* * PDC has multiple DRV regions, each one provides the same set of * registers for a particular client in the system. Due to a hardware @@ -382,15 +427,71 @@ static int qcom_pdc_probe(struct platform_device *pde= v, struct device_node *pare } =20 pdc_x1e_quirk =3D true; - } =20 - pdc_base =3D ioremap(res.start, res_size); - if (!pdc_base) { - pr_err("%pOF: unable to map PDC registers\n", node); - ret =3D -ENXIO; - goto fail; + /* + * There are two modes PDC irqchip can work in + * - pass through mode + * - secondary controller mode + * + * All PDC irqchip supports pass through mode in which both + * Direct SPIs and GPIO IRQs (as SPIs) are sent to GIC + * without latching at PDC. + * + * Newer PDCs (v3.0 onwards) also support additional + * secondary controller mode where PDC latches GPIO IRQs + * and sends to GIC as level type IRQ. Direct SPIs still + * works same as pass through mode without latching at PDC + * even in secondary controller mode. + * + * All the SoCs so far default uses pass through mode with + * the exception of x1e. + * + * x1e modes: + * + * x1e PDC may be set to secondary controller mode for + * builds on CRD boards whereas it may be set to pass + * through mode for IoT-EVK boards. + * + * There is no way to read which current mode it is set to + * and make PDC work in respective mode as the read access + * is not opened up for non secure world. There is though + * write access opened up via SCM write API to set the mode. + * + * Configure PDC mode to pass through mode for all x1e based + * boards. + * + * For successful write: + * - Nothing more to be done + * + * For unsuccessful write: + * - Inform TLMM to monitor GPIO IRQs (same as MPM) + * - Prevent SoC low power mode (CxPC) as PDC is not + * monitoring GPIO IRQs which may be needed to wake + * the SoC from low power mode. + */ + ret =3D of_address_to_resource(node, 2, &res); + if (ret) { + domain_flag =3D IRQ_DOMAIN_FLAG_QCOM_MPM_WAKEUP; + goto skip_scm_write; + } + + ret =3D qcom_scm_io_writel(res.start, PDC_PASS_THROUGH_MODE); + if (ret) { + pdc_qmp =3D qmp_get(&pdev->dev); + if (IS_ERR(pdc_qmp)) { + ret =3D PTR_ERR(pdc_qmp); + goto fail; + } else { + ret =3D qmp_send(pdc_qmp, buf, sizeof(buf)); + qmp_put(pdc_qmp); + if (ret) + goto fail; + } + domain_flag =3D IRQ_DOMAIN_FLAG_QCOM_MPM_WAKEUP; + } } =20 +skip_scm_write: pdc_version =3D pdc_reg_read(PDC_VERSION_REG, 0); =20 parent_domain =3D irq_find_host(parent); @@ -407,7 +508,7 @@ static int qcom_pdc_probe(struct platform_device *pdev,= struct device_node *pare } =20 pdc_domain =3D irq_domain_create_hierarchy(parent_domain, - IRQ_DOMAIN_FLAG_QCOM_PDC_WAKEUP, + domain_flag, PDC_MAX_GPIO_IRQS, of_fwnode_handle(node), &qcom_pdc_ops, NULL); --=20 2.34.1 From nobody Tue Apr 7 14:38:26 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AE2E33F7E64 for ; Thu, 12 Mar 2026 15:57:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773331025; cv=none; b=IO1RsMKOT1c8jkQ9SSktTwC5nmnu90ERa6yk0i+FpcTicPqTXE/GlJno6GxQoKRutnsCTErUMqx8QbWhmXMD8H+vZ4FsXPNAKgBA8XOn7RsujPZATlVpuiD6QrbR3O6mVKLlpjalD8/HLqgL32IvQ2habGkPpvfUwpJAIzM/6E0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773331025; c=relaxed/simple; bh=yzm4LE/i0eUgrDI20KHh/zGs6KXb6rjOLlyDoM6yMxM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Ay0YKiPhl7ZXyuOueSUJURVqwADct5cy1tvZCxf6gKe/T3EaeCVlGw/dvzLUHmziA2iQCbRuAnRBKLM25AVbwSkpELgH/0R9S+X4YGaHpz/hQwaacFbDnBcfwQ2VLIYOHsx7Cf+qDjOe6fMnvu9Dsy3yZVEoC1ydz+3+FDrOR+8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=mLMLDU09; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=JBlZdzLd; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="mLMLDU09"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="JBlZdzLd" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62CAM8Gk1756601 for ; Thu, 12 Mar 2026 15:57:02 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= SySwvOCQ+/uuKwmMJa3pFWc/3ibW/F43OF5J2MD9T5A=; b=mLMLDU09hsSzGS4U huDQG5Fj+qAB/G3jP3WzcGDjuOEKjdwvcgvQtbLYoasw3idEs9aEu2vqrqVe2qJr 4enIVdjVNW9rQDFeTPSQCMdaAKAroQ/3V+qvoHP4hMJc9bZP+6dsAgIXz2GTJaCM nSKAyLpWj0gmlkDlqwWrWHgjQFNnljTLyvwvli2pxGkfLGXKY2Mr6A/s1fNhE7CT 7AEDRMH058SmVryySYf4BLFr9KuHqx4KA/8HsnMK13M9ziGeh+/QiLqcXJoR6r4y dH5jcsYB1NlojXkZrSQfUU8tYW/UyRB9DeGgS/9b3Dp1mnP32y7/Jp3aTHRFOi0k uEdjrA== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cuh53jn63-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 12 Mar 2026 15:57:02 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2ae4f27033cso12333665ad.3 for ; Thu, 12 Mar 2026 08:57:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773331022; x=1773935822; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=SySwvOCQ+/uuKwmMJa3pFWc/3ibW/F43OF5J2MD9T5A=; b=JBlZdzLdA9y92fV65ni8p5CWongFzF4oJ6sY70P5Ke9qjUDOCGTCf0djyKcOKTRIDe wge4e20zeiNjIG4NWaLTdLPNk2aFEcA3tm5fAxFflDSChZ0RMGDFo9aULFUqctwDRhxT glez0LXjv5SSriAcwFPucIA5Te38d7BvFDKtj0Ft3NeW5dCh5aRlGA8gWC3Deya+w1xb U2DAmQel0Ugi1DQIhPDH4DWaCsr6WUeaJJ5qPUQyCwcUP+4oyTzcLHGSffy4/m9XOzr8 Lg3rWI5ZkaUX+uhZObxSLfK77UgLL2GgsHXRWIAFvk/zO1GQZht+lUTiaVK1PJw4LocM prvQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773331022; x=1773935822; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=SySwvOCQ+/uuKwmMJa3pFWc/3ibW/F43OF5J2MD9T5A=; b=r72KYM8/v+JjIrGJrYvG3wpjSCckQQJXz1++5nHn7L0J6IaHGqcneYFlMeL4wO7msP VYH6zveHobLANpRVouU8tS2qeIJ53r7/pB4+COR3SRHW2UFcYNO7DMb1szb3e2KyeaP+ GQldNqMNepMYsfSSrtO/OlCCzrngW0KqANW/x4PrBfE3OJS3t08qCxPl7Qdexw/qpkNx wu5L6COFAjb+vkJCEHMjhcfxZE65fwS1QRxKu1PI+ywsqRSAEYO4MYQqWAxCDUxT8ml2 +6wdhv9b3slW8/OZREKXwWo5KfL6FpDHnZ9a1q+3GbJVwnONBdr5oggy4zPvXl0Zsk/+ zOHQ== X-Forwarded-Encrypted: i=1; AJvYcCWYMjD0kDnKjNCHM23WttuqNStg0IUWEMOSu8PY6KJnwgdA+yDfa6JKrHKn6FAowIR2k98dH3l6CmexqBc=@vger.kernel.org X-Gm-Message-State: AOJu0YwK8/TbEsKF5uXltC+F1TpOqYnh7fyjC08OVvFlle4iRaKTQDMB LJ2NOHk80kJ8pFoB68OdT/Uua7I+og38qP0WgPxTjuGUNgIkuNTCaPMEPpVr72P1HFvyU3K7Ftd Gn8BqwSmaCZPp1JmrKttoLIS0zwY38PIK1opUsqNVbyEv3rl75m9krIP2Uv1ORmstK14= X-Gm-Gg: ATEYQzzQpunuUj5dCo+u81Q3iCzaI11PI96PXwH4jS2Kqheg8cZY4xDuDmnB8A3VTK4 nCwe8pSripZnTEGKfnWUwTxXiZ5UOkTp5xsFcCGH+qGXyXCE1gEdzwe2YGj7vChqo9MkfUdZGW9 KkKTgN8JCWaIvJioEamY34IdK+fxkYta/ZjGS9g/FMBf8xj8RVu7VNIshiRjE26/VwPmeorXhwL gXfFfEkW/z1BZzuiBDyZHe6E+KBhZOQCth+EzUuGUZVOwFIGNLZMZdFB1cfjqhgI8D1+FobyKiq tSRa5dUOtxEuLHDOXgv3wNxpGHVaxtNN7EQfyXYMSJNvQjGcHx78IAQKfYUjg2SNHOApeKr+9/Y hSHmDG4RpAdba1DQVCvmM3aAi8FY7P0PQiTSHbt7J18pTWYMFWQ== X-Received: by 2002:a05:6a20:12c6:b0:398:8a0a:28f8 with SMTP id adf61e73a8af0-398c5f4a17bmr6126665637.24.1773331021738; Thu, 12 Mar 2026 08:57:01 -0700 (PDT) X-Received: by 2002:a05:6a20:12c6:b0:398:8a0a:28f8 with SMTP id adf61e73a8af0-398c5f4a17bmr6126636637.24.1773331021215; Thu, 12 Mar 2026 08:57:01 -0700 (PDT) Received: from hu-mkshah-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c73cdf254acsm6067852a12.11.2026.03.12.08.56.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Mar 2026 08:57:00 -0700 (PDT) From: Maulik Shah Date: Thu, 12 Mar 2026 21:26:38 +0530 Subject: [PATCH 4/5] arm64: dts: qcom: x1e80100: Add deepest idle state Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260312-hamoa_pdc-v1-4-760c8593ce50@oss.qualcomm.com> References: <20260312-hamoa_pdc-v1-0-760c8593ce50@oss.qualcomm.com> In-Reply-To: <20260312-hamoa_pdc-v1-0-760c8593ce50@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Linus Walleij Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, Sneh Mankad , Maulik Shah X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1773331000; l=1749; i=maulik.shah@oss.qualcomm.com; s=20240109; h=from:subject:message-id; bh=yzm4LE/i0eUgrDI20KHh/zGs6KXb6rjOLlyDoM6yMxM=; b=JKAWvWFz5sX7XgU7PF5rGftEOKi56jiZRWIeR1l8Wk9T0TY3Znmn1jZlj2i5AjiOn2t2o/kYW xbG2Prm+MeDB53WZBwsUWuFPEJNJz5JTeUyDGzhbyHz7QaBclBi7bj5 X-Developer-Key: i=maulik.shah@oss.qualcomm.com; a=ed25519; pk=bd9h5FIIliUddIk8p3BlQWBlzKEQ/YW5V+fe759hTWQ= X-Authority-Analysis: v=2.4 cv=ZN/aWH7b c=1 sm=1 tr=0 ts=69b2e24e cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=x31kQvTfQKClviX5dXsA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzEyMDEyOCBTYWx0ZWRfX9SQLpMBXp7U4 cJ4nh+sPd39HA3FfnHNfqwran+bzLVv9cOW/l0DYRD4wbPL6h7mb0EFu9MmGXY4U3JfkbGpm5sC fbgAUrP0eGCJfnBGWnVOmcpxoLHSTFtRDD1zDNlbvI3LOzlPMpc6au76lumgId3qasSK6bSdHM5 sBAH2xWocjelNV8yIUyOGa0BDPi0YE5mR0ZosH5bWHd2Y1943Sr1339wnx3UM19po5bT+1ohX6D J3wDXQ1RVeGnyuUuzPLmPhuPujdK7hVNAzfQpA5ez+HPZ3RrdetKY1x6Zqh23PCjQxKiLhuH7S+ 21p0a5t8O77mtgpIMx2uAVDkoEfJLq8pSKGE23XO8HTOnIkdxnQ2fAsUJEtM19cfLAC2d4KuxX6 hWcfclKYy63PpN2wX8ivG4inYcS77Hvmk4mydqiDwHygCyk99iQj0zj6KAIj7Nohg2+vgluqwGg OQUA3jnrxel/C694nGg== X-Proofpoint-GUID: Yf6OeN4jXcEC2GTv5C3iKGPZOpKRd-Tm X-Proofpoint-ORIG-GUID: Yf6OeN4jXcEC2GTv5C3iKGPZOpKRd-Tm X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-12_02,2026-03-12_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 impostorscore=0 phishscore=0 adultscore=0 malwarescore=0 bulkscore=0 suspectscore=0 clxscore=1015 priorityscore=1501 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603120128 Add deepest idle state along with pdc config reg to make GPIO IRQs work as wakeup capable interrupts in deepest idle state. Add QMP handle to allow PDC device to place a SoC level low power mode restriction. Signed-off-by: Maulik Shah --- arch/arm64/boot/dts/qcom/hamoa.dtsi | 16 +++++++++++++--- 1 file changed, 13 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/hamoa.dtsi b/arch/arm64/boot/dts/qcom= /hamoa.dtsi index ebecf43e0d462c431540257e299e3ace054901fd..8f560fd140661ad720fec979eab= e3ca8ffb34273 100644 --- a/arch/arm64/boot/dts/qcom/hamoa.dtsi +++ b/arch/arm64/boot/dts/qcom/hamoa.dtsi @@ -290,6 +290,14 @@ cluster_cl5: cluster-sleep-1 { exit-latency-us =3D <4000>; min-residency-us =3D <7000>; }; + + domain_ss3: domain-sleep-0 { + compatible =3D "domain-idle-state"; + arm,psci-suspend-param =3D <0x0200c354>; + entry-latency-us =3D <2800>; + exit-latency-us =3D <4400>; + min-residency-us =3D <9000>; + }; }; }; =20 @@ -447,7 +455,7 @@ cluster_pd2: power-domain-cpu-cluster2 { =20 system_pd: power-domain-system { #power-domain-cells =3D <0>; - /* TODO: system-wide idle states */ + domain-idle-states =3D <&domain_ss3>; }; }; =20 @@ -6013,8 +6021,10 @@ dispcc: clock-controller@af00000 { =20 pdc: interrupt-controller@b220000 { compatible =3D "qcom,x1e80100-pdc", "qcom,pdc"; - reg =3D <0 0x0b220000 0 0x30000>, <0 0x174000f0 0 0x64>; - + reg =3D <0 0x0b220000 0 0x30000>, + <0 0x174000f0 0 0x64>, + <0 0x0b2045e8 0 0x4>; + qcom,qmp =3D <&aoss_qmp>; qcom,pdc-ranges =3D <0 480 42>, <42 251 5>, <47 522 52>, <99 609 32>, <131 717 12>, <143 816 19>; --=20 2.34.1 From nobody Tue Apr 7 14:38:26 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3B15E3F7E79 for ; Thu, 12 Mar 2026 15:57:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773331028; cv=none; b=isQ9iVi2DSDotPECLer4BKP53kJ1Fkge8/hDQUfyHwfULe0SpfK6Zk6HAikCCpNQPhRni8Pp4Iwo3Pjmp7r8yco7uOF+7MXs4fSZmahxMPruDQOmoAU+hFd6TS1J05dtJfIrcvbzk+Eq37YMjx1TTXBrPe1VFFTR8zYrH9cwiHk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773331028; c=relaxed/simple; bh=NJ8bSQsvrNv+RgGH0vB23hrO6pcccX75FiYOSctThyc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hDIykxXOOTf9NBH958nvIrMQ61ZHgoo9RhZLnG+XOH422L7ypt8ankeVYLaUsCPdvnOUDRLzLddepr6wEpiD9GNH6i6arDh4e+gGkM5QKBKRfDTDqwkHDR6ZzY+O00IuWEYrxWgtJ0bdtzvtUFBPFS6UwrcHMIn3sAWXkrnIXeg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=UAogwpW1; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ApatdNC0; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="UAogwpW1"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ApatdNC0" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62C9kgo64132843 for ; Thu, 12 Mar 2026 15:57:06 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 8DNHnd5q8JdYb6diJR/PxRQOacgTSyQ4yOW98Kxsp1k=; b=UAogwpW1dWU/TImE ZbICTWi0OvIucvMecCyElJTr/J2CJm7t70H4QiRkz30tFSWkOMiINvfywFBJqvNW NtIwLEat9FOyQTz0TCFt3vqHkA0hTVyarMnUt2o8Ey836wCTLoZPL1MNzNC75JLa IJqG32ds499MKUzv1GaXickIsFJ4IywImtXG8zfN6Qo2rxZ7qPBCOVt/2Ps8V/zc 182Wfwg2rAikLaombnJchVq1z64sWRgjHg/Dh7TbPO3n0FZHy/fuq3sG93Wte+Fu TpDCHQDckdkvTfU4aPLOrAZebkmbuRJihn0r2Xw9NYbjxhAtF5VlzTgoMXotOsej l3XtCg== Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cuh4w2nr4-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 12 Mar 2026 15:57:06 +0000 (GMT) Received: by mail-pg1-f198.google.com with SMTP id 41be03b00d2f7-c6e7f45e2ddso5184807a12.1 for ; Thu, 12 Mar 2026 08:57:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773331026; x=1773935826; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=8DNHnd5q8JdYb6diJR/PxRQOacgTSyQ4yOW98Kxsp1k=; b=ApatdNC0pukw37oZPlbHPH3+ZFntHIbg+BJx8L/5cyGBYS1gZ+JRimmMFko1W3bKPg w5cuJF0JAFSr9p79G4niLOwKMAaW7WOSib50Ft2wczjlFhhOOhUWYXNSX8wqSU51dvmF kNGYQhenW5pyw17mGMYahMQJtFVAdknD2m8Mjy74eYfnKDTl5SlEPRWNbB3FM09gUbZ4 nw9Euwh7QmD8bDq9Bz7qy91ivKCFD4nKVQ9s1vU4gBGsm3EP7Xng+RsfWwSiqbOzMBKd /gnmEMZAjftWo8Yzu4mRR7vNWfIZx1y9oaIr1bDAcIDfCUewAVfyw4L0b+3SMmvvUoma yGhQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773331026; x=1773935826; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=8DNHnd5q8JdYb6diJR/PxRQOacgTSyQ4yOW98Kxsp1k=; b=ZRkYUbNvO1xWytOm/St3ho4LAuRjY6GzSSbofc3vHKeRnRirxLSJLIeB8Z9GIoB/uP tT3lOxEUg5KRvkDCzmacMcER+ttL4giG+dVUzKQ3cAmS6O/8+AXgxCvRT9+GQStDzbJ9 byvyazDT8iQo5XRIJl6nWyxRxWw/GR5rd+DhdgiTtEEaj2TK+g0Es6phL+T6vIHHfi4C Fb9jYT39BO/q3CxNQoc35YmgWexY76Q8G/12g3XP4z4RFRTOys+orShLrl0TEQ/OSqI6 l+0imOFrqPSIZojOGWpbtrsH4msA9hVMtHuOXKbVZiKrxIBVZh410V2VGxraVCj6I3Lv qeFg== X-Forwarded-Encrypted: i=1; AJvYcCXQWkredQ/UvOV9oVl1gPlRO77TVX2G6tTl6nlEcgaLl1VlY4TI0Okjj7qacKoD83S+9cMT8u30nuc8kbk=@vger.kernel.org X-Gm-Message-State: AOJu0Yw3vj1hhphloIhlT3wOsuELgkgd8IxhHk0kfQ8XoFXTZpumU/cu lPBMb3Xj8E3RL7AE5ygl9G98Gxfo8KNhzWMNG262qCCPX8/wbf3hwRKCjaOCRduik6X3leLRZ15 23aMftpHStNDO4Tsdb8LJ8/lrTaH8zToP2OWt1dgRG2g9PASqhjg2jB4ZcVm3QQzfJWc= X-Gm-Gg: ATEYQzyuF1CMq85hgNKochhgoBM/doTg/W60wJbmP6f3Jaanv+F/3P6x6ONxAQyfBzd be2a9QmuYiE1rJo/TsPUFOFN6hLLuLZtXrR2AgEhBHEDClBWnjeuw7GUG0D9r3lZmGScqv3w0BA pUkgu96Pbzuf273e1ZWCjQftJJnlacYEfy7E8Z4y1KzIpAlowrSypWnDeOssa2E8u8FODdfI/rv and2Z1UkYgXusYKjAv5GfZvrZ2MoWJ+eAafgaN9baR7bC+/3EFsca7kxfssY43ChonZ4TBYdS7b ghBcJN3Sa9Yip66kD8EAa9TvtPFDfcwVVyiAxMs2YaXNH8Qh/14GE2F8ACL6WgSVYeiKkxFrqOO /AvedNMNvOkhyFZVdmgjol4vDvvB89qh8qVVBBPQCdEQHLg1f3Q== X-Received: by 2002:a05:6a21:4c16:b0:398:98ab:71a8 with SMTP id adf61e73a8af0-398c60e59b5mr6961775637.47.1773331026052; Thu, 12 Mar 2026 08:57:06 -0700 (PDT) X-Received: by 2002:a05:6a21:4c16:b0:398:98ab:71a8 with SMTP id adf61e73a8af0-398c60e59b5mr6961755637.47.1773331025620; Thu, 12 Mar 2026 08:57:05 -0700 (PDT) Received: from hu-mkshah-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c73cdf254acsm6067852a12.11.2026.03.12.08.57.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Mar 2026 08:57:05 -0700 (PDT) From: Maulik Shah Date: Thu, 12 Mar 2026 21:26:39 +0530 Subject: [PATCH 5/5] Revert "pinctrl: qcom: x1e80100: Bypass PDC wakeup parent for now" Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260312-hamoa_pdc-v1-5-760c8593ce50@oss.qualcomm.com> References: <20260312-hamoa_pdc-v1-0-760c8593ce50@oss.qualcomm.com> In-Reply-To: <20260312-hamoa_pdc-v1-0-760c8593ce50@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Linus Walleij Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, Sneh Mankad , Maulik Shah X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1773331000; l=1197; i=maulik.shah@oss.qualcomm.com; s=20240109; h=from:subject:message-id; bh=NJ8bSQsvrNv+RgGH0vB23hrO6pcccX75FiYOSctThyc=; b=rD0Ei0HSh9bbNMlw0dI2qpz+6AyCNXkRaaS1CmS1Irc/Wb18gwuLl/voTRP92EMMN3BehT5Ll O36yLyjrWH4CLeTbMsPqsmoB/2Dt9Qn264LPwq0a0MeKmX3QBKjnuST X-Developer-Key: i=maulik.shah@oss.qualcomm.com; a=ed25519; pk=bd9h5FIIliUddIk8p3BlQWBlzKEQ/YW5V+fe759hTWQ= X-Proofpoint-GUID: ERCiFFD8o8-2QlmTznFlOueinnjU5pez X-Authority-Analysis: v=2.4 cv=Cpays34D c=1 sm=1 tr=0 ts=69b2e252 cx=c_pps a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=EUspDBNiAAAA:8 a=xCvdDQxbVn5SMwWwlOUA:9 a=QEXdDO2ut3YA:10 a=x9snwWr2DeNwDh03kgHS:22 X-Proofpoint-ORIG-GUID: ERCiFFD8o8-2QlmTznFlOueinnjU5pez X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzEyMDEyOCBTYWx0ZWRfX1oDbziksgoO/ 1y0xb7EkqX5kuJuAbaIAjRGV+M2rdp1JTbfTRUQ3PfMxfUabYM2Ky8CVP7tILtdWZhu29NfH8+q DLNitwVuyzOS/mCNAJuE11FYi6dbu7hzg4dmc9hHA5wh8J3HYVCsovuCHzrXC6xrTGmL/cVEhjm NiBiH5Wa4Eg3sT5ZR4XCCOlsXh/B6ff/Z3d5AdRnySvAXQMs+Aykk+bpSmfinlXZamSEauyO/mB K2gZl2gIlqywv1jLdhcAJDBZ49D4vH19G5WI8i7dvpxsl6gzqZKLJprs98GJjP+pKRUIfVO8uY5 NchnZxzWpaWkgAOFMQHxWvRb129t8n3QLONs90jYlZWMajYx4ZBLYy51S0X9FLHRxW1mNuYL52b 8cDsm+tFpMBqBVdDNIXjsSkN8BsmjSVX9ay+lnufxXrocaF6H+h/Uno+rXvLN+2i1cHc7mtfk12 L6eZayTD4eTOYpYQNhA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-12_02,2026-03-12_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 phishscore=0 adultscore=0 clxscore=1015 lowpriorityscore=0 malwarescore=0 suspectscore=0 spamscore=0 impostorscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603120128 This reverts commit 602cb14e310a ("pinctrl: qcom: x1e80100: Bypass PDC wakeup parent for now"). PDC interrupts no more break GPIOs. PDC is now set to pass through mode which allows GPIO interrupts to setup as wakeup capable at PDC and pass them to GIC as SPIs. Update nwakeirq_map to reflect the GPIO to PDC irq map size. Signed-off-by: Maulik Shah --- drivers/pinctrl/qcom/pinctrl-x1e80100.c | 4 +--- 1 file changed, 1 insertion(+), 3 deletions(-) diff --git a/drivers/pinctrl/qcom/pinctrl-x1e80100.c b/drivers/pinctrl/qcom= /pinctrl-x1e80100.c index bb36f40b19fa53eedf68d46d02986410d07a733c..04e08680f996bb06f1e3123c458= 63c184a3fb205 100644 --- a/drivers/pinctrl/qcom/pinctrl-x1e80100.c +++ b/drivers/pinctrl/qcom/pinctrl-x1e80100.c @@ -1839,9 +1839,7 @@ static const struct msm_pinctrl_soc_data x1e80100_pin= ctrl =3D { .ngroups =3D ARRAY_SIZE(x1e80100_groups), .ngpios =3D 239, .wakeirq_map =3D x1e80100_pdc_map, - /* TODO: Enabling PDC currently breaks GPIO interrupts */ - .nwakeirq_map =3D 0, - /* .nwakeirq_map =3D ARRAY_SIZE(x1e80100_pdc_map), */ + .nwakeirq_map =3D ARRAY_SIZE(x1e80100_pdc_map), .egpio_func =3D 9, }; =20 --=20 2.34.1