From nobody Tue Apr 7 16:20:25 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 36E4640244F for ; Thu, 12 Mar 2026 19:18:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773343106; cv=none; b=YtU7D+RnL1cQhkK5nYRd2SKldnSJWU+KbfQ3YBRcpBQKauB3ZkdiSzjtVUz7JXkLJoxVoJJXEA1IwtUFF/+OybIDTTmF6Mi229bnZ/09RwOxCp1hYUTgwk62FaA6gMb6hOpeeFvE8JuJe1Tl9Udxujpa0DzWCf1seKN6KSotJoI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773343106; c=relaxed/simple; bh=sCSn8EaGxkJ7RiSv19pVk9Xndqm5kr9dkfsOD4kkNJY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=D+TMSR2B4pUoqKidsLu83q1cjnpRgNlHgPKRhHSyF8hEgTPbKlQyorVicKAb6c1WhOpL+4QibjGidB7C+WH/i7rQrR/tI+BrL2gPguAe8XdrDEVirJKutbwMA/vU3IYHd04crjlQbKgzjaU+gp0fs+3mc7f8062qhPFodZ/rYNo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=KliSlHdf; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=cUIkpP8D; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="KliSlHdf"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="cUIkpP8D" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62CIUq3V4132898 for ; Thu, 12 Mar 2026 19:18:24 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= aOg1TvMt5mwIozSwq3v3obDuc2Lhso1YJ9tDY6h6AFU=; b=KliSlHdfu5J9+2wi NHl3lJPdQmB2h73Icay+jPPcgzvwRprGrhm+bL2idjTTVo1C0GaNmTZePCSLVshv pHy1wj3YqGu6tBXNW/2ZuxX7cKBv9KNYgz3h/ERFMk1ZVtC847kh+5GYfhy0lvJc ESTzLfonPOoMGnWt11vh2CffTFWgKBrHqvspVVA/sbO7JPFfR/XbpN1mltlIKEkv 4gEXJ53E0R8dc3pqpf9jlyV+22Qf9aS1kHdT1O5TBQ1KV72PZ65hnL7MBKE71sci fxQAVm60XVo+Z5zjj7DdPa++FPQHTRxNcTRLKJmU+eoRPbd1QzrrADdHpYUnMZpq WtRoLg== Received: from mail-qv1-f69.google.com (mail-qv1-f69.google.com [209.85.219.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cuh4w3awm-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 12 Mar 2026 19:18:24 +0000 (GMT) Received: by mail-qv1-f69.google.com with SMTP id 6a1803df08f44-89a17ec1eecso118281076d6.3 for ; Thu, 12 Mar 2026 12:18:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773343103; x=1773947903; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=aOg1TvMt5mwIozSwq3v3obDuc2Lhso1YJ9tDY6h6AFU=; b=cUIkpP8DnWgBW6ofW/Qtgl19Opcg6ibz0ulo5+btiuRbflX/J7Zx0BVEEZyDl0BSLf nz1lvoz9c6cow/tWJv2DqpSDoKDVhzr94shOKJ91EDBUR8U7U7u7cK/25avLcH8ZlSAk vk4XhYnSM7Sf2PJ3jWm6U+eAhD5985H3HAhP/TvhU257V+Zs4CQRWZiONZ9jMegjHABe YLVAkjwjstn1RLU4CRR/yKcvQiytE//AMwfWoDaE+81uyTm8d958bXbbzVtJ3VCAdJRl IPbWC1aNbayolakXn9J5mq7+6kgWmsxgw7dMtj/0oN1XaUFdOkT28M7ESsxczOc2DsV1 pn/w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773343103; x=1773947903; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=aOg1TvMt5mwIozSwq3v3obDuc2Lhso1YJ9tDY6h6AFU=; b=spALcSOZzT0MATlpcWYb8tAUBsPUkvZtQSbS35qb8JGninaK9Qj9JNUT/Yd5WAtlj9 D7sYRNhX5Zo1zPw+jpwwZvLdO3K0QKIe6h+xs4Ou0JnmgRwgvmng+pi4Pu2v/DbHbOxc dsWzTUZbyaHj9Lnlms+cM5Hu9KHzS2azpt3Pzgpe7IWZvDWVREWLbAxjY3Y1+/cH5kNM eIS06Fa/3UVmSUW0X6KsJ+ydBgmPeqqy/A0haUGutE7ZRMlg2j3F1BsV+3gaNkacLfW4 NbJYdDcy5ReuNTH0BvcL5orjureztbb+kdA7TjpEM1eFyXfme1xEh5jZX+3WBr2HLwpO c6BQ== X-Forwarded-Encrypted: i=1; AJvYcCWPW1i/nIXoL+eLkJmWpfaUNsQqzKR3FobT6QHTUwOxctlugrHBstU2Qz3t5npjU01+NbtB2g1Ae7LCW/Y=@vger.kernel.org X-Gm-Message-State: AOJu0YwDrsGC1BSIqZvo+VbGrFSxWAY0vmAUY5ZvmkFNKSeYhTrO+sCm wOeSZAdup/YQNfL+07lIuXerqYqfanDrYhxnDy2GONA35QZNzDMKACEaAwUvVmxyIO9vfRiHIqt w4OFKthNy2wH4CgWq5s+voqDUdTLnEBiEG0tAy4bPgZ+YobBugPVBBUw5VOD1nhvK+nc= X-Gm-Gg: ATEYQzxRkqaM8c2yGDXvbN+OoRHSmxlp7X+jjpdGFS3y/9rH1KIJlzATJkI8pJptFrE ocONPWxPdNz/HJi3WF58vyrFcCCe7PG1bUQvtsWLRnlh5/ibEbSFJrbW35NWnIHm6enhzo9xoae aJgrYmTmGckW2dXtwfRZrMjBrvZ6KtiJJMX/r4LrUnhTX7ltb3u0om3Zq1bk4Plf6Yt6rObOjJc SOcpOkuxsMioMdOeA42v4x0k1qfi/LALze4XzEaadN7Po5BczNN6JGhJWOMcmBFT4hTI0gfjfbj jTJfFFiDmEy1yCbP+3egLLmfjToLcduDa6FPdH/dB77hvtlMdh6fpNCudlCKjb5jzIsuZK0wbI2 2i8/8zemEIyrDZNbk8EN9uxrKZYoghbzCzoYNJOopArU9 X-Received: by 2002:a05:620a:6c0d:b0:8cd:9231:8b51 with SMTP id af79cd13be357-8cdb5a176fcmr119088285a.5.1773343102886; Thu, 12 Mar 2026 12:18:22 -0700 (PDT) X-Received: by 2002:a05:620a:6c0d:b0:8cd:9231:8b51 with SMTP id af79cd13be357-8cdb5a176fcmr119083185a.5.1773343102255; Thu, 12 Mar 2026 12:18:22 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-485577835ebsm1874935e9.7.2026.03.12.12.18.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Mar 2026 12:18:21 -0700 (PDT) From: Krzysztof Kozlowski Date: Thu, 12 Mar 2026 20:17:53 +0100 Subject: [PATCH v2 06/12] arm64: dts: imx8mm: Use undeprecated reset-gpios Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260312-dts-snps-reset-gpios-v2-6-0d5040eb4a1e@oss.qualcomm.com> References: <20260312-dts-snps-reset-gpios-v2-0-0d5040eb4a1e@oss.qualcomm.com> In-Reply-To: <20260312-dts-snps-reset-gpios-v2-0-0d5040eb4a1e@oss.qualcomm.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Christoph Niedermaier , Marek Vasut , Russell King Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@dh-electronics.com, linux@ew.tq-group.com, Alexander Stein , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=11981; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=sCSn8EaGxkJ7RiSv19pVk9Xndqm5kr9dkfsOD4kkNJY=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpsxFlzbqEAUQEwbYJpQBlH0V5JVv1IwRXLtXfl F98jRc0UAOJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCabMRZQAKCRDBN2bmhouD 1zUyEACILJNe9W63El4gdsnpg064Tjij1fLDF/xadAM/dLeJD9+oM2dRRhPKNMPhps8tmW/McOV wZjNz3ekcdhKfHugq/L5f+sZB4Fo8ezo7khehDDdQgxidmU/Kukr/C6gP7doWTEKSvE8w6wKTjs ti7sRk/bqMUSNX7JFISqw/dlxba9FIGlEVoMP4Iil0IFGrECc9Zl3x5yBhZY5oZmhEgNDM7XWLl zEfpk5xTtMkJixWzxumcLLFw5AB3Zi5zoQWzra9AuZhhQM4+R7aYguXLA+pGOTt5z8DD6bhCiJq V4smAU0x6/QviQo3cjf/XWnGIFEp6c6ETQjfEfsFtcF3XXxLAqG8Bkv/YPE9UIrBppj1RXRX4lP 63zmKrDMSGaXo63sl00Tdq+fZV6IRxVH/774skkcT/WBZvSOIwZgz8ZRhU1vmIwAgBq8lkMVy79 r2PLFVBw6JdEk7hqHnEswdSOamcstErn3jhg49CMdfEWxUT9cyr4hdUQvNEm6VTzAf05sy9bJQd ju7KQbkVhEAZTYx56xSl/XIuqN5MLKUcR564oit2LY7v0Px5Sa8I1k+XxJGIChANocfw5u8Roi6 SH9hmZMkczM+DFvJrgG29GKiSVwE0N3eHpXT/0vlfFQsvdsk72QPi33kEk4tUMSyJZEpz9zlFOz oskb7J9SJo5SVaA== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-GUID: IM48n2zMJN3_9SIyyp8l6bnp6ObQggY_ X-Authority-Analysis: v=2.4 cv=Cpays34D c=1 sm=1 tr=0 ts=69b31180 cx=c_pps a=wEM5vcRIz55oU/E2lInRtA==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=8f9FM25-AAAA:8 a=EUspDBNiAAAA:8 a=Z2WWPTJv0FA8N6Tej9wA:9 a=QEXdDO2ut3YA:10 a=OIgjcC2v60KrkQgK7BGD:22 a=uSNRK0Bqq4PXrUp6LDpb:22 X-Proofpoint-ORIG-GUID: IM48n2zMJN3_9SIyyp8l6bnp6ObQggY_ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzEyMDE1NiBTYWx0ZWRfX51xgS8Zh7dw5 RvxD7kRvDDyFIQLdv5AMnhmet+hnxtT0ERZgKSj8Jx8OqqdolY1/D8aH3Nwag+ddEDZA+h6+Am2 VV5siq48lC+lI7Zh8HMJjzh/sm8c/GVwhorbu5QCkwC/qRDOMEwOD6cPcuD0B6GQz0KB8BDI2PZ zhjbXs/alvVJnRTNYVf1tA1TYBRRQCeBL8++803N/o8Z16M+OljqUy09m9xl+bd2nDtDOOUF823 kVR8jE5cANZL35jXgi42cw7aUJ0T9kUccSNQamf1BaYsYpXPfg7aND5A1rdSTSe+uNdnXSOzJMR 48M69Tas6q0+Hu+X+m9sjAZhyqwFECCUot+O4kz+dPPUS7oq62ye1xr7/SFMbD3Cp0sWGYfHPBt y5qveCg9YvziRR8pyEcw2rqrRfPdQrsqN0UOGcvJJ1uc9XJutftI57qq1v5uWedZdfq+Dm2/dcs hsBTajiPf3DHPJg5ZlQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-12_02,2026-03-12_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 phishscore=0 adultscore=0 clxscore=1015 lowpriorityscore=0 malwarescore=0 suspectscore=0 spamscore=0 impostorscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603120156 Freescale i.MX8 PCIe host controller bindings, through referenced snps,dw-pcie-common.yaml schema, already document "reset-gpios", just like Linux kernel did for a long time. Use the preferred form over "reset-gpio" which is deprecated since commit 42694f9f6407 ("dt-bindings: PCI: add snps,dw-pcie.yaml") in 2021. Reviewed-by: Alexander Stein Signed-off-by: Krzysztof Kozlowski --- arch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi | 2 +- arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts | 2 +- arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi | 2 +- arch/arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi | 2 +- arch/arm64/boot/dts/freescale/imx8mm-iot-gateway.dts | 2 +- arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts | 2 +- arch/arm64/boot/dts/freescale/imx8mm-phygate-tauri-l.dts | 2 +- arch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts | 2 +- arch/arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi | 2 +- arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi | 2 +- arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi | 2 +- arch/arm64/boot/dts/freescale/imx8mm-venice-gw75xx.dtsi | 2 +- arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts | 2 +- arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts | 2 +- arch/arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts | 2 +- arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts | 2 +- arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi | 2 +- 17 files changed, 17 insertions(+), 17 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi b/a= rch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi index ea1d5b9c6bae..5642139ebaec 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi @@ -301,7 +301,7 @@ &pcie_phy { &pcie0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie0>; - reset-gpio =3D <&gpio4 21 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio4 21 GPIO_ACTIVE_LOW>; clocks =3D <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk_gated>, <&clk IMX8MM_CLK_PCIE1_AUX>; assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts b/= arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts index 472c584fb3bd..6a874f3ec22a 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts @@ -919,7 +919,7 @@ &pcie_phy { &pcie0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie0>; - reset-gpio =3D <&gpio1 5 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio1 5 GPIO_ACTIVE_LOW>; clocks =3D <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcieclk 0>, <&clk IMX8MM_CLK_PCIE1_AUX>; assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, diff --git a/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi b/arch/arm64/boo= t/dts/freescale/imx8mm-evk.dtsi index 8be44eaf4e1e..31052ca1971e 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi @@ -533,7 +533,7 @@ &pcie_phy { &pcie0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie0>; - reset-gpio =3D <&gpio4 21 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio4 21 GPIO_ACTIVE_LOW>; clocks =3D <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, <&clk IMX8MM_CLK_PCIE1_AUX>; assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, diff --git a/arch/arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi b/arch= /arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi index 299752aa8277..7eca9127bb9e 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi @@ -209,7 +209,7 @@ &pcie_phy { &pcie0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie0>; - reset-gpio =3D <&gpio5 21 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio5 21 GPIO_ACTIVE_LOW>; fsl,max-link-speed =3D <1>; assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, <&clk IMX8MM_CLK_PCIE1_C= TRL>; assigned-clock-rates =3D <10000000>, <250000000>; diff --git a/arch/arm64/boot/dts/freescale/imx8mm-iot-gateway.dts b/arch/ar= m64/boot/dts/freescale/imx8mm-iot-gateway.dts index 370558a8ba46..e5b8415dbe0f 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-iot-gateway.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-iot-gateway.dts @@ -137,7 +137,7 @@ &pcie_phy { &pcie0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie0>; - reset-gpio =3D <&gpio3 20 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio3 20 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts b/= arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts index 6043e7d16306..0165ae04c6ae 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts @@ -205,7 +205,7 @@ &pcie0 { assigned-clock-rates =3D <10000000>, <250000000>; pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio4 9 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio4 9 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/freescale/imx8mm-phygate-tauri-l.dts b/arc= h/arm64/boot/dts/freescale/imx8mm-phygate-tauri-l.dts index 2ecc8b3c67da..a5f3dfe06a4a 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-phygate-tauri-l.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-phygate-tauri-l.dts @@ -182,7 +182,7 @@ &pcie0 { assigned-clock-rates =3D <10000000>, <100000000>, <250000000>; pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio3 22 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio3 22 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts b/ar= ch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts index 8dcc5cbcb8f6..ce785b103a57 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts @@ -90,7 +90,7 @@ &pcie_phy { =20 /* PCIe slot on X36 */ &pcie0 { - reset-gpio =3D <&expander0 14 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&expander0 14 GPIO_ACTIVE_LOW>; clocks =3D <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcieclk 3>, <&clk IMX8MM_CLK_PCIE1_AUX>; assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi b/arch= /arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi index 320806d3d073..bb441fd4aa23 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi @@ -122,7 +122,7 @@ &pcie_phy { &pcie0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie0>; - reset-gpio =3D <&gpio4 6 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio4 6 GPIO_ACTIVE_LOW>; clocks =3D <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, <&clk IMX8MM_CLK_PCIE1_AUX>; assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi b/arch= /arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi index 266038fbbef9..184fdfb26cd5 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi @@ -147,7 +147,7 @@ &pcie_phy { &pcie0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie0>; - reset-gpio =3D <&gpio4 6 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio4 6 GPIO_ACTIVE_LOW>; clocks =3D <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, <&clk IMX8MM_CLK_PCIE1_AUX>; assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi b/arch= /arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi index 2aa6c1090fc7..1e84c365b2cf 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi @@ -167,7 +167,7 @@ &pcie_phy { &pcie0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie0>; - reset-gpio =3D <&gpio4 6 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio4 6 GPIO_ACTIVE_LOW>; clocks =3D <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, <&clk IMX8MM_CLK_PCIE1_AUX>; assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw75xx.dtsi b/arch= /arm64/boot/dts/freescale/imx8mm-venice-gw75xx.dtsi index 53004c4a13aa..e0982b4cb663 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw75xx.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw75xx.dtsi @@ -152,7 +152,7 @@ &pcie_phy { &pcie0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie0>; - reset-gpio =3D <&gpio4 6 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio4 6 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts b/arch/= arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts index 272c2b223d16..a31bd864c022 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts @@ -726,7 +726,7 @@ &pcie_phy { &pcie0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie0>; - reset-gpio =3D <&gpio5 2 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio5 2 GPIO_ACTIVE_LOW>; clocks =3D <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, <&clk IMX8MM_CLK_PCIE1_AUX>; assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts b/arch/= arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts index 468c7e993c52..4c839dfa3ce0 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts @@ -626,7 +626,7 @@ &pcie_phy { &pcie0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie0>; - reset-gpio =3D <&gpio4 5 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio4 5 GPIO_ACTIVE_LOW>; clocks =3D <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, <&clk IMX8MM_CLK_PCIE1_AUX>; assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts b/arch/= arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts index 636daa3d6ca2..ea67654c9ded 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts @@ -559,7 +559,7 @@ &pcie_phy { &pcie0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie0>; - reset-gpio =3D <&gpio5 11 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio5 11 GPIO_ACTIVE_LOW>; clocks =3D <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, <&clk IMX8MM_CLK_PCIE1_AUX>; assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts b/arch/= arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts index 99572961d9e1..7028d028657a 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts @@ -623,7 +623,7 @@ &pcie_phy { &pcie0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie0>; - reset-gpio =3D <&gpio5 11 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio5 11 GPIO_ACTIVE_LOW>; clocks =3D <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, <&clk IMX8MM_CLK_PCIE1_AUX>; assigned-clocks =3D <&clk IMX8MM_CLK_PCIE1_AUX>, diff --git a/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi b/arch/arm64/= boot/dts/freescale/imx8mm-verdin.dtsi index 1594ce9182a5..3b656f8a81b6 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi @@ -672,7 +672,7 @@ &pcie0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie0>; /* PCIE_1_RESET# (SODIMM 244) */ - reset-gpio =3D <&gpio3 19 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio3 19 GPIO_ACTIVE_LOW>; }; =20 &pcie_phy { --=20 2.51.0