From nobody Tue Apr 7 16:20:24 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2562F402BAE for ; Thu, 12 Mar 2026 19:18:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773343119; cv=none; b=AMA8xpRum5s1Ljk0LVuuQd6Cn9FhLN9ayAzo7UydR1o9MgjDL9yknh5afiqykCQIS+5AWAijLHROo4SlfTVFUd1zBRSot+EpywTeKozdK+a6g4lDD4v9qLwvovBWgVTYzTMqBNTakIbUFb8ttyCVXD2mcwfYFsiiFAGc9AZ2emM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773343119; c=relaxed/simple; bh=N3H7+2vtqLg6QQ4dN2zo7tRBw4lRUW7IRodijLAqYE0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FIObLRoJYxH4xW5z0ovtj3L3mn/VIb95DU+lutF00K3NWKluM/R3w0kfRt1pM+BGynQG3byUI6dahxJXhgVc3aw57IPILgeiIb2VKU3vFZw15kyTBmoKcJ/zs71HTVWIGiHhLEDiMpj7p43Yu0c5b7SysLTrJrN5e5+YB2DwRTM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=We0lFU1A; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=fkYJEPnA; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="We0lFU1A"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="fkYJEPnA" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62CIvJd3588938 for ; Thu, 12 Mar 2026 19:18:37 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= F5OsB/HItLJlP+MT0p+X93pBrSZTfPHNoWEoN+Lyl2c=; b=We0lFU1AOo0Ik6m1 PIE39qlUc6OZPhvhMKcm3vRpnV9tnFvTpSoCFLa+qyrfFU2/3hsxk4IovsIkGVRc CO4RklWgPCtcThKReHDoUcuZVthvbBfR+Uhvg2CVDiVqRE5BGYdbR3zmUqjUGTDz lKk4dIRwjUjihuHgBNZUHEtICchcVA8r5QkgL7gOcEK5IfL1iQQKKd3gn0eLFEen rSKNAaEFw5DcTUKqGNzL/ndybkTnNFDYYLJqWndMao8pp2xIpIb4gmxkRzCc8ccI rVxf5p3JDBSfoXQiHeyQZmhN9DZbywx/UE5IsFw418bvsM7w3qHlv1guNknlvjiP 3ejzOw== Received: from mail-qk1-f198.google.com (mail-qk1-f198.google.com [209.85.222.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cuh5q3a8m-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 12 Mar 2026 19:18:37 +0000 (GMT) Received: by mail-qk1-f198.google.com with SMTP id af79cd13be357-8cd773dd39bso1001150285a.2 for ; Thu, 12 Mar 2026 12:18:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773343116; x=1773947916; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=F5OsB/HItLJlP+MT0p+X93pBrSZTfPHNoWEoN+Lyl2c=; b=fkYJEPnAqt5RfUg5uU7n+1c2XAlbHqv4GiruWZ1tiJfeHm7joeMbe88eP/1/kXmSRh l2RRTOooByjkJKdD4/srdoEZFA1lDeIEflAcnmxN8t+rTtptjF0NMRUcJxIBTGJZpCsg gvqbubGYUP6aIk9u1UlZ2O/ZG6kN5HeMp6lhCnHP1TrBB2BmrtEITVg0OCdx9nRwm3U0 GSDTRMlS6Ikh5QZFht7s0H/4d1pxjyPM9YnxVAsjk6hkFxl7lIm8+/tiCD/RbarJNRVr NJtTDYLehqT2CnBYAQVey7QGetVrLjgcm3lmuofb/q5RLuOnjghgr/3SpHbKcOZX2ecY ZEOg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773343116; x=1773947916; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=F5OsB/HItLJlP+MT0p+X93pBrSZTfPHNoWEoN+Lyl2c=; b=FJvKb+WgVDRAw8H7ggin+9r+iuAiADNMjURuNbZtcQNK+FmbSWrcy5WCqJC6i5FeB/ vj+0vJsEDitGGDL3mhhNOUaLHBrI3RpZg3jjOM55c9CSUwohNorTV35ZWIzKjM78RGWe bLgpAqkg88tDmoHJV6rfSKbROVmc1boeVS8Rzawv4+aOPZZjk/eSMwSHj+d158SPvwZK acJZ6stWPm21najQjNbKlCN6T3IoSOnSJI44DJ2T28dbBS8eKAhKArAP89bG+bPRK6KT 5oDVx8DWwpxzdRXCEU4MtUR78Xg4UpHmUXtzGBkjeDV+0FJcS8beVQ2p6I4KFKvPjUx5 8DzA== X-Forwarded-Encrypted: i=1; AJvYcCWWIfdjlh/Qe236CtYtSesjlBhoPir+Uh1NGbrS8YiEZRPsnZlrwHaon9L1dVKvbXETdoihXDrnUH0B5uI=@vger.kernel.org X-Gm-Message-State: AOJu0YxZpBmJkzYDlU6NCLBDq00EHOhRwmrW9j7cme23ImKVRfKUuUw7 PV9xUJlinY+sF9O3lC3OrStAg71bVJXaHPo6WPPDzfzVPfxB2oP0VdEObGrf4/9399u67XrzYJg NhpDHtIA19ZnqWqjctsHuMhUckw6CtSc10Wqf3bGkzJuAX25bzK2J5OYeUav3mxn2PYI= X-Gm-Gg: ATEYQzyhGaRbbaLhXABlI8CT01AheI/+guNiDtlD1DcPi6BmPrs483TkjUQBL4y1gVt 1auT/+1hQfh0Q/9k49ZuL1TYo/9EuMJYSZi680dB6f5YuEVL/Y0mNfPlAHN1Qa6djgibWE/XQ4/ bB0ZoNlzuhqiaFMyWw9II/6XEq/eIRjv15WaB8zb96gQIO7EAjOg52C5FgUKKBeFlFvjSCakOri qP39i9qsKbcCQ5BoN6oNz3ZQHUEd8Dd/T2ST3Kb25YdUeRYely0LY8qEsGhtlw8h+Ws6JWrqsql NnuYqAJdIBtk09Zj1VA4dXaiXzBpBxkV7iEphn4gNMllp/HcIyfSQO7f99aGcBilj4slRyJYHP0 49vwTdjRIF35wq1cmX6D1dACUrSp3/7UFaJ75vVeSX1WK X-Received: by 2002:a05:620a:1983:b0:8cd:b33f:1832 with SMTP id af79cd13be357-8cdb5aa5419mr124303285a.28.1773343116376; Thu, 12 Mar 2026 12:18:36 -0700 (PDT) X-Received: by 2002:a05:620a:1983:b0:8cd:b33f:1832 with SMTP id af79cd13be357-8cdb5aa5419mr124297485a.28.1773343115803; Thu, 12 Mar 2026 12:18:35 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-485577835ebsm1874935e9.7.2026.03.12.12.18.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Mar 2026 12:18:32 -0700 (PDT) From: Krzysztof Kozlowski Date: Thu, 12 Mar 2026 20:17:58 +0100 Subject: [PATCH v2 11/12] ARM: dts: imx6q: Use undeprecated reset-gpios and drop reset-gpio-active-high Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260312-dts-snps-reset-gpios-v2-11-0d5040eb4a1e@oss.qualcomm.com> References: <20260312-dts-snps-reset-gpios-v2-0-0d5040eb4a1e@oss.qualcomm.com> In-Reply-To: <20260312-dts-snps-reset-gpios-v2-0-0d5040eb4a1e@oss.qualcomm.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Christoph Niedermaier , Marek Vasut , Russell King Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@dh-electronics.com, linux@ew.tq-group.com, Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=6359; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=N3H7+2vtqLg6QQ4dN2zo7tRBw4lRUW7IRodijLAqYE0=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpsxFqasB3p5OKn4gp6uF+7tjGNif+YMMHawHjP KdHswytElyJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCabMRagAKCRDBN2bmhouD 14hyD/9d882WM29V8Alf41+0m7Cw1LLTS9hrbKqwz2ZR/5qLY5yckb83aIbGX9UJ7KPg1Spm+5w W4rtNgxvfURgninwzYzUXLT0xYlJW7zI6AMKzHhBQVFKcjTD+BtDdv4qQTFVk6xjzplR8Q0UdTV I9fjoVsByp1dcYtc+pNYJ9D3kXWUrWMRWJSL8Q6bcNJUTnsdEKbs2ua7xyTs6ufXWLn3Bt+GNhE BmGqVpEuJ2f6tRgx3Ddl2mR8Qw9igvx7k7xFQRbHZ9pDctnWLdNrRtoSKLzcpXiaitu/g3Qb6UG rXBKj55uWLcYU4AU8lW7I2t41Oz+P1/5etL4RVDFQS7Ecu+csBKuum0wrO5nEEvaViJ3tTo/tfR HUmcucd6JwSXoEsaptT4HJV+pJ8J9pusqoY9wYLQiqUixcdrWO9i/pkvlCpbRDgeMXQV/q1EDwp L5HRTh5lj/kxQH4+3jr3FpkwMrQuI8UTCjsTJuF8nUl1EkErVj/q5msHnf3XH0ysXTxZl6ld3SN Jz5bvc3LivSAtGxSZOzHqJ06BcJpXbMqKG/6IpBdaSyT8mYxGn1mhNI3fB+nfJ5LDJstP1m3f43 N1cAAg4dmqJi7YL3EuQrTNQYIKzlrErI3Z8pgi2oVBpHYxlu6AI7gCU6DlvfKVxGAnLywCMHc2w ExoKekrZ1bD+61w== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-ORIG-GUID: _s_Qs2sTda5CA8ZO2PajMUT4Sx-i2dRc X-Authority-Analysis: v=2.4 cv=CIUnnBrD c=1 sm=1 tr=0 ts=69b3118d cx=c_pps a=qKBjSQ1v91RyAK45QCPf5w==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=TSsFHv4FMKH2p5kP-T8A:9 a=QEXdDO2ut3YA:10 a=NFOGd7dJGGMPyQGDc5-O:22 X-Proofpoint-GUID: _s_Qs2sTda5CA8ZO2PajMUT4Sx-i2dRc X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzEyMDE1NiBTYWx0ZWRfX1w9Rkze4jys5 EeASjIuG9S8b7TEm+71UKy4Q1D03o3npcey3ALS7s478IShL6TjBjYVk3i5JoJc3WvQvd4wugIo mEo3xQoMZSA96QqqgcYaJf8WhStNULfZalMn8PLScE6rOd3U1DQa5QBTMDOJo6Sqp4S2ywfGhVv u8Ubddnv8deiNuGjtuV/OfUZL4oc12WAnjZ009QBGYtRJReL3162hJjQ5FuutGT4LLMacu7pOsU +ZVdaChFp9xB2FnwnlFSX98rDG9fvfa8hQ5hiNvMSmLlKmjEfLtkNcYbUkSkimCRaatZvUe6RBw AYFDzVTeWlIImt/WDSg3K2Ni5PAlUKxsbo902sXpMcHn4AeCZe/yu4KYvnYgFrBPpBBVpOwyCpP 1RniJcPzJffZMSOs22iXSoV2YzcfYTFFhX6ToTKGBq3SFslmVapHBejgxU7jVae0kvFVUCAboYk qnPJg95fY3BcQVzTmXA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-12_02,2026-03-12_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 spamscore=0 lowpriorityscore=0 adultscore=0 priorityscore=1501 bulkscore=0 clxscore=1015 suspectscore=0 impostorscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2603120156 Freescale i.MX6 PCIe host controller bindings, through referenced snps,dw-pcie-common.yaml schema, already document "reset-gpios", just like Linux kernel did for a long time. Use the preferred form over "reset-gpio" which is deprecated since commit 42694f9f6407 ("dt-bindings: PCI: add snps,dw-pcie.yaml") in 2021. Linux kernel already properly parses GPIO active level from phandle arguments, thus we can also drop "reset-gpio-active-high". However this change will impact U-Boot, because it only parses "reset-gpio" property for imx6q amd imx6sq. Intention is to update U-Boot to work with newer DTS, but any other out of tree user of this DTS which did not implement undeprecated "reset-gpios" will be affected as well. There was plenty of time for these projects to switch to undeprecated "reset-gpios", though. Signed-off-by: Krzysztof Kozlowski --- Changes in v2: 1. Drop reset-gpio-active-high, update commit msg --- arch/arm/boot/dts/nxp/imx/imx6q-apalis-eval.dtsi | 3 +-- arch/arm/boot/dts/nxp/imx/imx6q-apalis-ixora-v1.2.dts | 3 +-- arch/arm/boot/dts/nxp/imx/imx6q-apalis-ixora.dts | 3 +-- arch/arm/boot/dts/nxp/imx/imx6q-ba16.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6q-cm-fx6.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx6q-dmo-edmqmx6.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx6q-gw5400-a.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx6q-novena.dts | 2 +- arch/arm/boot/dts/nxp/imx/imx6q-tbs2910.dts | 2 +- 9 files changed, 9 insertions(+), 12 deletions(-) diff --git a/arch/arm/boot/dts/nxp/imx/imx6q-apalis-eval.dtsi b/arch/arm/bo= ot/dts/nxp/imx/imx6q-apalis-eval.dtsi index b6c45ad3f430..87f6c865f5c3 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6q-apalis-eval.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6q-apalis-eval.dtsi @@ -55,8 +55,7 @@ &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_reset_moci>; /* active-high meaning opposite of regular PERST# active-low polarity */ - reset-gpio =3D <&gpio1 28 GPIO_ACTIVE_HIGH>; - reset-gpio-active-high; + reset-gpios =3D <&gpio1 28 GPIO_ACTIVE_HIGH>; }; =20 &pwm1 { diff --git a/arch/arm/boot/dts/nxp/imx/imx6q-apalis-ixora-v1.2.dts b/arch/a= rm/boot/dts/nxp/imx/imx6q-apalis-ixora-v1.2.dts index 3ac7a4501620..021d402e1310 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6q-apalis-ixora-v1.2.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6q-apalis-ixora-v1.2.dts @@ -146,8 +146,7 @@ &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_reset_moci>; /* active-high meaning opposite of regular PERST# active-low polarity */ - reset-gpio =3D <&gpio1 28 GPIO_ACTIVE_HIGH>; - reset-gpio-active-high; + reset-gpios =3D <&gpio1 28 GPIO_ACTIVE_HIGH>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6q-apalis-ixora.dts b/arch/arm/bo= ot/dts/nxp/imx/imx6q-apalis-ixora.dts index f338be435277..1aea31902a34 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6q-apalis-ixora.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6q-apalis-ixora.dts @@ -93,8 +93,7 @@ &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_reset_moci>; /* active-high meaning opposite of regular PERST# active-low polarity */ - reset-gpio =3D <&gpio1 28 GPIO_ACTIVE_HIGH>; - reset-gpio-active-high; + reset-gpios =3D <&gpio1 28 GPIO_ACTIVE_HIGH>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6q-ba16.dtsi b/arch/arm/boot/dts/= nxp/imx/imx6q-ba16.dtsi index 02d66523668d..7de8cf7804d1 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6q-ba16.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6q-ba16.dtsi @@ -344,7 +344,7 @@ rtc@32 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio7 12 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio7 12 GPIO_ACTIVE_LOW>; fsl,tx-swing-full =3D <103>; fsl,tx-swing-low =3D <103>; status =3D "okay"; diff --git a/arch/arm/boot/dts/nxp/imx/imx6q-cm-fx6.dts b/arch/arm/boot/dts= /nxp/imx/imx6q-cm-fx6.dts index 13245af8f74d..ff6c16b9a1dd 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6q-cm-fx6.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6q-cm-fx6.dts @@ -468,7 +468,7 @@ MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x17071 &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio1 26 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio1 26 GPIO_ACTIVE_LOW>; vpcie-supply =3D <®_pcie_power_on_gpio>; status =3D "okay"; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6q-dmo-edmqmx6.dts b/arch/arm/boo= t/dts/nxp/imx/imx6q-dmo-edmqmx6.dts index cbe580dec182..5a3783d8f15c 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6q-dmo-edmqmx6.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6q-dmo-edmqmx6.dts @@ -425,7 +425,7 @@ MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059 &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio4 8 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio4 8 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6q-gw5400-a.dts b/arch/arm/boot/d= ts/nxp/imx/imx6q-gw5400-a.dts index bf8fde9cb38d..e9a4b9f8015a 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6q-gw5400-a.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6q-gw5400-a.dts @@ -330,7 +330,7 @@ &ldb { }; =20 &pcie { - reset-gpio =3D <&gpio1 29 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio1 29 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6q-novena.dts b/arch/arm/boot/dts= /nxp/imx/imx6q-novena.dts index 24fc3ff1c70c..0cd0443b9df5 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6q-novena.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6q-novena.dts @@ -459,7 +459,7 @@ lvds-channel@0 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie_novena>; - reset-gpio =3D <&gpio3 29 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio3 29 GPIO_ACTIVE_LOW>; vpcie-supply =3D <®_pcie>; status =3D "okay"; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6q-tbs2910.dts b/arch/arm/boot/dt= s/nxp/imx/imx6q-tbs2910.dts index 3bd0e2c9e57a..fbd1dc6f6414 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6q-tbs2910.dts +++ b/arch/arm/boot/dts/nxp/imx/imx6q-tbs2910.dts @@ -174,7 +174,7 @@ rtc: rtc@68 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio7 12 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio7 12 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 --=20 2.51.0