From nobody Tue Apr 7 21:26:11 2026 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0B1F73EB808 for ; Wed, 11 Mar 2026 19:25:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773257115; cv=none; b=P8QlZPgVzM2+U2EXS7/Eu6w3BVbTR1k+5lhDQh36BZxalOCvKD9d/2GZdTXhnxhnKGNLWASN8AtcGymEPzbJGcieiFmucOVGzr8hZ4t+3/U8lAB5gRM9rNWEGLulIU2UUEIcktQkpDML4zLbAwvFcZ2gOIUrO2kAQTwP41DQHiQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773257115; c=relaxed/simple; bh=H3rzEFQSDOGae6QaVHaLmijR/DQxOf7GZIaAiT8p0zM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=B80/cKu2sEFtIPVxv0TznEjypHHZOWxFe8I4eP/Ymj4CbKbjfC/uPCERbsDxWQLnIScgc1vt5z+qYiTfg0o+ziDSAPR5/eyzH8gn1F+vn8W0NEAciBNO4IqOKWwGWIug26IxBN+FRoIcY5zgmFxdcGgCvhqrMudNatnhQ7gOgDI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=UvxTfiuT; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="UvxTfiuT" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-439c6fc2910so181319f8f.0 for ; Wed, 11 Mar 2026 12:25:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773257112; x=1773861912; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=FlNbQH+pkHfGHTB/Vhm2Cynf/0nQUPkfJv8h+H5KpnM=; b=UvxTfiuTykYWRbwx2K8DmjBOKCzZ1BBJbrxXbL6cMQ8rZ8DKFt7Ja/MGP8vA73DJmH eo90WsIxk3pEwljyZJ6WsBb/aqp5mt8U9P5h8N0dZF4fsLDLDOv6DIyJfzdiIAWP7Zi/ FpV2IvMXG9OGdHwj6+yp3ErGEOA+ceZNIfAPu6Iise+4xMrmSP2g0HGnRk/7VYlV4sdW rbsNxgTkOvZCEEb7UnyvOiIZHJT471uw0vYxMcpj7q+Oa+XNcYXp9nnvWlLCwH2hxIkv ENkCsINPlugf9AdFN5tjgCVVBdiqDQo9a+GjadTJqc+wyrVprADWObXj8ovNKUBSfUCS JNMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773257112; x=1773861912; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=FlNbQH+pkHfGHTB/Vhm2Cynf/0nQUPkfJv8h+H5KpnM=; b=cMgenNnE2NXsxAQIIO7fW7HHQt2Dal++912chqOT5lF4cv5wxHqu2JV5r6zYOMdPpH 6Eqh9ryjvkb2kCS+znL7aoYji7QIt/+U7DRzONZZopcUA6oZ5+XNOTPOZaJF+ALkFDdY WINwxcPb+6bEZMWs9LFjOBJXQw0NqMr18xP6eHrmDFP8d5lQ5gpVMaRRi9V4DIiZGrFh GBTCBe47dwIrRr1E9AUucRvmlWQ43Y+BX91JRV6wcf1xxjQtod9XOYhu3wu3on2OUbcL PrRmyvmFex9drxWycKdTkanK7rz90AOCdI1yxy5k2Z54J+2r/N4bIGUuch6quEeaVuTd cebA== X-Forwarded-Encrypted: i=1; AJvYcCWQ2Wc3GN5c77OPrImZzqFyvmKJ5Ra2jk6tJ+fOzERsUhHygHauNGOpz5uAEuMOdqgeo+Un6fTMKsRS94I=@vger.kernel.org X-Gm-Message-State: AOJu0YwQYzJW1cGN/1CHkBOxN0O1Nuul3xNJprHajjhVolNXpMFoaYww 3DMyYMq/GV0u/X617kPEzLAbo5PfiFgvBPnkHVdtHKrwzlwk5+R8QHMj X-Gm-Gg: ATEYQzyqLO5zf19daVfvbx2V8bR54+SC2+FgHb/HZcODUSJbudKfDc2T4lfMlUL4ixx krU28KA4SQAIKzWWZKw4x25pOt3eNLAJJXjXEOQOHPgp/IxwDT5RKDOc3b73jTuQ78/wuef0skH qJzcLyX/Qis1+OEVrfNOG1fRhHTmED9FjingNCW8AMqijBbE0NeDg0bWVVgVqJOhP2JVzKFtopT F/BDSdTaM5sixoPjukE3gkE0hm4vziZoDjYIMGUlg5pcQD2R28SmM+Y4zW6tXC2kceHgdYj/6q5 yXlIz5yjnnPcGSFExLBd0t5YFaQ5gkKIJiD/G7J70ggHDS6HqXxwXt0ZgwZQJ/DfLe3h5chuk/g mkM0/wPglP/nToNgyJkHEJ8r3EdbzIlOI+GrIRfGiVErVyT2VW5m53+9pSv4mw+omceSrHuIqW0 d105tPX4oqJU6Q+vJcn0pCm+t9VW7nDOdwBLZt1NeFpaa/Af6oo2lTCypzso8= X-Received: by 2002:a05:6000:604:b0:439:e334:426a with SMTP id ffacd0b85a97d-439f8435927mr7479105f8f.46.1773257112339; Wed, 11 Mar 2026 12:25:12 -0700 (PDT) Received: from localhost.localdomain ([2a00:23c4:a758:8a01:38b7:8ca3:cb55:d344]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-439fe20bd9csm1323210f8f.21.2026.03.11.12.25.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Mar 2026 12:25:12 -0700 (PDT) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner Cc: Biju Das , linux-kernel@vger.kernel.org, Geert Uytterhoeven , Prabhakar Mahadev Lad , Biju Das , linux-renesas-soc@vger.kernel.org Subject: [PATCH v5 13/15] irqchip/renesas-rzg2l: Drop IRQC_IRQ_COUNT macro Date: Wed, 11 Mar 2026 19:24:44 +0000 Message-ID: <20260311192459.609064-14-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260311192459.609064-1-biju.das.jz@bp.renesas.com> References: <20260311192459.609064-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The total number of external interrupts in RZ/G2L and RZ/G3L SoC are different. The RZ/G3L has 16 external interrupts whereas RZ/G2L has only 8 external interrupts. Add irq_count variable in struct rzg2l_hw_info to handle these differences and drop the macro IRQC_IRQ_COUNT. Signed-off-by: Biju Das --- v4->v5: * Dropped hw_irq range check involving info.irq_count. v3->v4: * Updated commit description IRQs->interrupts. * Updated variable type of irq_count from u8->unsigned int. v2->v3: * No change v1->v2: * No change --- drivers/irqchip/irq-renesas-rzg2l.c | 10 ++++++---- 1 file changed, 6 insertions(+), 4 deletions(-) diff --git a/drivers/irqchip/irq-renesas-rzg2l.c b/drivers/irqchip/irq-rene= sas-rzg2l.c index ca495fb0d1ae..78744c21b45a 100644 --- a/drivers/irqchip/irq-renesas-rzg2l.c +++ b/drivers/irqchip/irq-renesas-rzg2l.c @@ -21,7 +21,6 @@ #include =20 #define IRQC_IRQ_START 1 -#define IRQC_IRQ_COUNT 8 #define IRQC_TINT_COUNT 32 =20 #define ISCR 0x10 @@ -68,10 +67,12 @@ struct rzg2l_irqc_reg_cache { =20 /** * struct rzg2l_hw_info - Interrupt Control Unit controller hardware info = structure. + * @irq_count: Number of IRQC interrupts * @tint_start: Start of TINT interrupts * @num_irq: Total Number of interrupts */ struct rzg2l_hw_info { + unsigned int irq_count; unsigned int tint_start; unsigned int num_irq; }; @@ -579,7 +580,7 @@ static int rzg2l_irqc_alloc(struct irq_domain *domain, = unsigned int virq, * from 16-31 bits. TINT from the pinctrl driver needs to be programmed * in IRQC registers to enable a given gpio pin as interrupt. */ - if (hwirq > IRQC_IRQ_COUNT) { + if (hwirq > priv->info.irq_count) { tint =3D TINT_EXTRACT_GPIOINT(hwirq); hwirq =3D TINT_EXTRACT_HWIRQ(hwirq); chip =3D priv->tint_chip; @@ -687,8 +688,9 @@ static int rzg2l_irqc_common_probe(struct platform_devi= ce *pdev, struct device_n } =20 static const struct rzg2l_hw_info rzg2l_hw_params =3D { - .tint_start =3D IRQC_IRQ_START + IRQC_IRQ_COUNT, - .num_irq =3D IRQC_IRQ_START + IRQC_IRQ_COUNT + IRQC_TINT_COUNT, + .irq_count =3D 8, + .tint_start =3D IRQC_IRQ_START + 8, + .num_irq =3D IRQC_IRQ_START + 8 + IRQC_TINT_COUNT, }; =20 static int rzg2l_irqc_probe(struct platform_device *pdev, struct device_no= de *parent) --=20 2.43.0