From nobody Thu Apr 9 11:56:44 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 70EF23CEBAF for ; Wed, 11 Mar 2026 12:42:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773232962; cv=none; b=Gq6hs11gKJEXwWtiG0fwMl0bbqhxinZMb7pJsJzi2c7buXO8utwsKliOryXJKObCXzxAl1i7EaDoHjaMyrGAEMY0+RErKbl2pH//SotoW6MXSSbF2TEO2cWg30nDYL7JU8V0uD+6fuh0f40WLaEj0YbmsWL69F0ug0tYDXgOzIs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773232962; c=relaxed/simple; bh=jfqqO0lP2G98I7c3g7e8jVEErpQnT6FCcREb/HmZC90=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=VV+twTi6UBPP5omoTsZV9bRYGLnXEHq37PoLkhq8eC4hCrPbC+ImYWipuTGx9HQDs3U8h+MTB8Ycy5nQc2vLSK0R9Xn05RJnklDhhYeTVbPrAUp0ligM9ECykLXzOHmdrTWbARbEI8qx+mSMExPXa1C04U3+NiY9YGiaOEN5Dxw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ESgPLe3p; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=FPfF0Ndy; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ESgPLe3p"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="FPfF0Ndy" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62B9BXSi248601 for ; Wed, 11 Mar 2026 12:42:38 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=Qvt6P1OZkcI swBgtvBSf5gl3IsOay30OYXrBxUv4me8=; b=ESgPLe3pj9y8xBZWjzcjwAhUVa9 rd7G2WyfnpJm1I9i3SqjaY+y8RMqtTnMQt2eUxh87Gac2x6CWG/ROgDFJ59/TVAg 9tZUnzB3k2r91RHtf3o/wUR7GogkSwa7Xrmmsn0z5IUw99fy2YI+Qa1cahLsYBL4 xS7Ew3cRPGyHYU16VFKyD+95QIgK/sHQvICEvZVhlQ/oh9uVUa2FuQxiiaZkbcR0 bZsTyOf9/1xo2vnEwN+dSgP4l4sHb1UYGVz08iZHnSbpIEYy89nSQ9igH+hjO21M n56FcfK2ealboZcMtbMhAz/q/EP7y7gSZNZXi9PUp5xKAn96kRNaiSagY8A== Received: from mail-qk1-f199.google.com (mail-qk1-f199.google.com [209.85.222.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ctqv13jfr-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 11 Mar 2026 12:42:38 +0000 (GMT) Received: by mail-qk1-f199.google.com with SMTP id af79cd13be357-8cd820c6a4fso3115036885a.2 for ; Wed, 11 Mar 2026 05:42:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773232958; x=1773837758; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Qvt6P1OZkcIswBgtvBSf5gl3IsOay30OYXrBxUv4me8=; b=FPfF0NdySMfCN4xoIuncTflsf0le6FbKXz6FRHuXb+SP8eQ7FSzZGF0TsFDBtVe9p/ 3unxmRnucFrVOLyEC+Oph5c6kgRoovKbUKGks+qhSBfKRiOWzv+MHy+LzlmQ32QWwxUK 5YcvpA5TQNMZjWY6bKwBIzfNzKZqWqQE7jpPrEQ9aEGRZ26NVAUS9Rf46YDOlvby6b0t F8/Q50z0REDTi7XMDmtgTL/W+cqrC2sxeZ7asC+x8/ry5Q8KSaZeDs6UIXrsrR/0bUAW Itj+9HtolZjEBCCWx+fleDhw54tVVoonQkbQkCB78ykmZsWX5jRbi/kRVARqUVfzKW4j mUnw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773232958; x=1773837758; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Qvt6P1OZkcIswBgtvBSf5gl3IsOay30OYXrBxUv4me8=; b=YZhEFb7Fb1KgqcWiaaHS9ZsS48r9cqb2Lh9PJiCbVvwyLWXQjlVzM2Rb+elzk8sIIx fqu24W3Tory8LP/Uxgeh8Hf2YZDcKg7EddYgKNvzoo/p9taLclZNdd2G3XQxbT/A8YFl +gHSQOS4cJWZHIcYJa8mDe3Z7FAn/e16DEWKH8NzeRcecV5td3LD0aRh1a8BOOcF2JuQ HpT4btOJsSerT6QghhHjGH+KKMK5TA76zZvxXFnrxsJfFBgn4pAB8K7K6hS6FCwhDNcn mwvIGtFh+efDYFElg9J6xRrZjaZVV8bwULsgFa5+YPFoe4SaHzGMcIP551GbQ+oqTAdH 5HpQ== X-Forwarded-Encrypted: i=1; AJvYcCXmmW8kp669252k95bvMAroNhDKOifXGvV6A5fQ2DiM2g8sn3eRasHbRxRuaZkpoQTHvGUP3LCSK6JAZtE=@vger.kernel.org X-Gm-Message-State: AOJu0YzgxLrj+fOpDnVZRKrZDkipFWCJ6Sv8c2Xba2nU3PQJNNcf19tS hQm+8/rfGZtOUCeUEHMBEUSCceeZ37qYj8aoQjUMjZ/jH/hmFETXzOsKy4BWULWZ5obIktq9kJv xmAIY8A0Ku9WLbkzdlNnYU2yD0gEORiYYMNHJKk3rzV3KM7RIUmD8e7cltXD8/yj3OmU= X-Gm-Gg: ATEYQzxZKGam2v1ISrtnEdYb32JEJgoKmUrYcNJRt4kXWCEUgBrQFLgJTfwIK8Sa19c l1GdSTDAFIzgRigbQhAg6oOcudVJ7kEKvQxOyzwtOM25CuEZAoN2br0NWV8evEbUNCj+000h1uz 0ZJ8IW9KVhDGswvW11BGA9okQp1VWvqnIUDSABE1suHOvplss9h7kQbVC2sLgJn3CmrJOU9hIGI ZR0H92zMcCZ+O4jGX5VqhbEa77efl47F6zhS5u1VSYnLSFbKysAht5rt4Y1visimRMOnFtg58W0 2WUhwiuTLk3muQFS24u0afkfJGpzoUzjPyoVvLyDGcb7LMYAiPK9d1lGrdB9Te/F5Weg4FLcdpK NEXrqNeY5aHN6Ti/rEdu1MAri/iDljt54d++BS9yRVEZeDuB8wq/qpeE= X-Received: by 2002:a05:620a:404b:b0:8cd:918e:e81c with SMTP id af79cd13be357-8cda1a87cefmr282536685a.47.1773232957667; Wed, 11 Mar 2026 05:42:37 -0700 (PDT) X-Received: by 2002:a05:620a:404b:b0:8cd:918e:e81c with SMTP id af79cd13be357-8cda1a87cefmr282533685a.47.1773232957151; Wed, 11 Mar 2026 05:42:37 -0700 (PDT) Received: from localhost.localdomain ([5.133.47.210]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4854b0caccasm39011365e9.6.2026.03.11.05.42.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Mar 2026 05:42:36 -0700 (PDT) From: Srinivas Kandagatla To: andersson@kernel.org, linusw@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, konradybcio@kernel.org Cc: srini@kernel.org, linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, sibi.sankar@oss.qualcomm.com, mohammad.rafi.shaik@oss.qualcomm.com, Srinivas Kandagatla Subject: [PATCH 2/3] arm64: dts: glymur: Add LPASS macro codecs and pinctrl Date: Wed, 11 Mar 2026 12:42:29 +0000 Message-ID: <20260311124230.2241781-3-srinivas.kandagatla@oss.qualcomm.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260311124230.2241781-1-srinivas.kandagatla@oss.qualcomm.com> References: <20260311124230.2241781-1-srinivas.kandagatla@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzExMDEwNyBTYWx0ZWRfXxVEc6DNGNn/F DaDZZ4E6HbcdHIgW1uJn6PtSd8aVdg25krBMKEaTMPeFNNDsWSCD1LAugnZtv4+QZsJvWDdELGC J1Nf8+slFuR/VkODdd7zUqI1I+dlTQKyJG02tvxq2IhOw8QwBZ431S65YSnfA04ZA8uhCw8f4yT GbXsPjrcogbK78islDnaUIyaSl9llvg3cWBdWBEeSos9hYLHejqBdSp4rKeVRtOlFF1I1Z/28yc N/cM5mUN/Udu0BbumMWeT5kmz2zcmIqiUhSqv9mbGQLlKXqBR9ll/vcBSjqoMRIsjIS4VIHit+0 A4REhrj/EAzz3bgMmIlw/XOWBAXSiW2/gePGp2A22ije6Ia9xLO8jaOou4Mt2Dh370V8ZLvWbpS Neas9D+Lj0xqU1Oa83m++kpPiw7W/V2d9IpKeoDR+X9mm7my+f2GvJX2kn4QUn3yTxn0gw+UQlC pk2O3rh/O1jvPWqPQmQ== X-Proofpoint-GUID: rX9Dx4qockvlNst-NBVjYenAc9NByGsy X-Authority-Analysis: v=2.4 cv=S5vUAYsP c=1 sm=1 tr=0 ts=69b1633e cx=c_pps a=HLyN3IcIa5EE8TELMZ618Q==:117 a=ZsC4DHZuhs/kKio7QBcDoQ==:17 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=qWK8edRwceJSshL4KG8A:9 a=bTQJ7kPSJx9SKPbeHEYW:22 X-Proofpoint-ORIG-GUID: rX9Dx4qockvlNst-NBVjYenAc9NByGsy X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-11_01,2026-03-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 impostorscore=0 lowpriorityscore=0 clxscore=1015 suspectscore=0 malwarescore=0 adultscore=0 bulkscore=0 spamscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603110107 Content-Type: text/plain; charset="utf-8" Add LPASS macro codecs and LPASS TLMM pin controller on Qualcomm glymur. for proper sound support. Also add GPR(Generic Pack router) node along with APM(Audio Process Manager) and PRM(Proxy resource Manager) audio services. Co-developed-by: Mohammad Rafi Shaik Signed-off-by: Mohammad Rafi Shaik Signed-off-by: Srinivas Kandagatla --- arch/arm64/boot/dts/qcom/glymur.dtsi | 263 +++++++++++++++++++++++++++ 1 file changed, 263 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qco= m/glymur.dtsi index ed384d5d9d37..069f2aefdafb 100644 --- a/arch/arm64/boot/dts/qcom/glymur.dtsi +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi @@ -17,7 +17,9 @@ #include #include #include +#include #include +#include #include =20 #include "glymur-ipcc.h" @@ -3459,6 +3461,46 @@ compute-cb@8 { dma-coherent; }; }; + + gpr { + compatible =3D "qcom,gpr"; + qcom,glink-channels =3D "adsp_apps"; + qcom,domain =3D ; + qcom,intents =3D <512 20>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + q6apm: service@1 { + compatible =3D "qcom,q6apm"; + reg =3D ; + #sound-dai-cells =3D <0>; + qcom,protection-domain =3D "avs/audio", + "msm/adsp/audio_pd"; + + q6apmbedai: bedais { + compatible =3D "qcom,q6apm-lpass-dais"; + #sound-dai-cells =3D <1>; + }; + + q6apmdai: dais { + compatible =3D "qcom,q6apm-dais"; + iommus =3D <&apps_smmu 0x1004 0x80>, + <&apps_smmu 0x1061 0x20>; + }; + }; + + q6prm: service@2 { + compatible =3D "qcom,q6prm"; + reg =3D ; + qcom,protection-domain =3D "avs/audio", + "msm/adsp/audio_pd"; + + q6prmcc: clock-controller { + compatible =3D "qcom,q6prm-lpass-clocks"; + #clock-cells =3D <2>; + }; + }; + }; }; }; =20 @@ -4753,6 +4795,227 @@ rpmhpd_opp_turbo_l1: opp-416 { }; }; =20 + swr0: soundwire@6c80000 { + compatible =3D "qcom,soundwire-v3.1.0"; + reg =3D <0 0x06c80000 0 0x10000>; + interrupts =3D ; + clocks =3D <&lpass_wsamacro>; + clock-names =3D "iface"; + label =3D "WSA"; + + pinctrl-0 =3D <&wsa_swr_active>; + pinctrl-names =3D "default"; + + qcom,ports-block-pack-mode =3D /bits/ 8 <0x00 0x01 0x01 0x00 0x01 0x01 = 0x00 0x00 0x00 0x00 0x00 0x01 0x01 0x00 0x00 0x01 0x01>; + qcom,ports-word-length =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08= 0xff 0xff 0xff 0xff 0xff 0xff 0x18 0x18 0xff 0xff>; + qcom,ports-offset1 =3D /bits/ 8 <0x01 0x03 0x05 0x02 0x04 0x15 0x00 0x= ff 0xff 0xff 0xff 0x06 0x0d 0x0 0x19 0x06 0x06>; + qcom,ports-offset2 =3D /bits/ 8 <0xff 0x07 0x1f 0xff 0x07 0x1f 0xff 0x= ff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-sinterval =3D /bits/ 16 <0x07 0x1f 0x3f 0x07 0x1f 0x3f 0xc8= 0xff 0xff 0xff 0xff 0x0f 0x0f 0x31f 0x31f 0x0f 0x0f >; + qcom,ports-hstart =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xf= f 0xff 0xff 0xff 0xff 0xff 0xf 0xf 0xff 0xff>; + qcom,ports-hstop =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff= 0xff 0xff 0xff 0xff 0xff 0x0f 0x0f 0xff 0xff>; + qcom,ports-lane-control =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xf= f 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xf= f 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>; + #address-cells =3D <2>; + #size-cells =3D <0>; + #sound-dai-cells =3D <1>; + status =3D "disabled"; + }; + + lpass_wsamacro: codec@6c90000 { + compatible =3D "qcom,glymur-lpass-wsa-macro", "qcom,sm8550-lpass-wsa-ma= cro"; + reg =3D <0 0x06c90000 0 0x1000>; + clocks =3D <&q6prmcc LPASS_CLK_ID_WSA_CORE_TX_MCLK LPASS_CLK_ATTRIBUTE_= COUPLE_NO>, + <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&lpass_vamacro>; + clock-names =3D "mclk", + "macro", + "dcodec", + "fsgen"; + + #clock-cells =3D <0>; + clock-output-names =3D "mclk"; + #sound-dai-cells =3D <1>; + sound-name-prefix =3D "WSA"; + }; + + swr3: soundwire@6ca0000 { + compatible =3D "qcom,soundwire-v3.1.0"; + reg =3D <0 0x06ca0000 0 0x10000>; + interrupts =3D ; + clocks =3D <&lpass_wsa2macro>; + clock-names =3D "iface"; + label =3D "WSA2"; + + pinctrl-0 =3D <&wsa2_swr_active>; + pinctrl-names =3D "default"; + + qcom,ports-block-pack-mode =3D /bits/ 8 <0x00 0x01 0x01 0x00 0x01 0x01 = 0x00 0x00 0x00 0x00 0x00 0x01 0x01 0x00 0x00 0x01 0x01>; + qcom,ports-word-length =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08= 0xff 0xff 0xff 0xff 0xff 0xff 0x18 0x18 0xff 0xff>; + qcom,ports-offset1 =3D /bits/ 8 <0x01 0x03 0x05 0x02 0x04 0x15 0x00 0x= ff 0xff 0xff 0xff 0x06 0x0d 0x0 0x19 0x06 0x06>; + qcom,ports-offset2 =3D /bits/ 8 <0xff 0x07 0x1f 0xff 0x07 0x1f 0xff 0x= ff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-sinterval =3D /bits/ 16 <0x07 0x1f 0x3f 0x07 0x1f 0x3f 0xc8= 0xff 0xff 0xff 0xff 0x0f 0x0f 0x31f 0x31f 0x0f 0x0f >; + qcom,ports-hstart =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xf= f 0xff 0xff 0xff 0xff 0xff 0xf 0xf 0xff 0xff>; + qcom,ports-hstop =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff= 0xff 0xff 0xff 0xff 0xff 0x0f 0x0f 0xff 0xff>; + qcom,ports-lane-control =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xf= f 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xf= f 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>; + + #address-cells =3D <2>; + #size-cells =3D <0>; + #sound-dai-cells =3D <1>; + status =3D "disabled"; + }; + + lpass_wsa2macro: codec@6cb0000 { + compatible =3D "qcom,glymur-lpass-wsa-macro", "qcom,sm8550-lpass-wsa-ma= cro"; + reg =3D <0 0x06cb0000 0 0x1000>; + clocks =3D <&q6prmcc LPASS_CLK_ID_WSA2_CORE_TX_MCLK LPASS_CLK_ATTRIBUTE= _COUPLE_NO>, + <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&lpass_vamacro>; + clock-names =3D "mclk", + "macro", + "dcodec", + "fsgen"; + + #clock-cells =3D <0>; + clock-output-names =3D "wsa2-mclk"; + #sound-dai-cells =3D <1>; + sound-name-prefix =3D "WSA2"; + }; + + lpass_tlmm: pinctrl@6e80000 { + compatible =3D "qcom,glymur-lpass-lpi-pinctrl", "qcom,sm8650-lpass-lpi-= pinctrl"; + reg =3D <0 0x07760000 0 0x20000>; + + clocks =3D <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>; + clock-names =3D "core", "audio"; + + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&lpass_tlmm 0 0 23>; + + tx_swr_active: tx-swr-active-state { + clk-pins { + pins =3D "gpio0"; + function =3D "swr_tx_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data-pins { + pins =3D "gpio1", "gpio2"; + function =3D "swr_tx_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; + }; + + rx_swr_active: rx-swr-active-state { + clk-pins { + pins =3D "gpio3"; + function =3D "swr_rx_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data-pins { + pins =3D "gpio4", "gpio5"; + function =3D "swr_rx_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; + }; + + dmic01_default: dmic01-default-state { + clk-pins { + pins =3D "gpio6"; + function =3D "dmic1_clk"; + drive-strength =3D <8>; + output-high; + }; + + data-pins { + pins =3D "gpio7"; + function =3D "dmic1_data"; + drive-strength =3D <8>; + input-enable; + }; + }; + + dmic23_default: dmic23-default-state { + clk-pins { + pins =3D "gpio8"; + function =3D "dmic2_clk"; + drive-strength =3D <8>; + output-high; + }; + + data-pins { + pins =3D "gpio9"; + function =3D "dmic2_data"; + drive-strength =3D <8>; + input-enable; + }; + }; + + wsa_swr_active: wsa-swr-active-state { + clk-pins { + pins =3D "gpio10"; + function =3D "wsa_swr_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data-pins { + pins =3D "gpio11"; + function =3D "wsa_swr_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; + }; + + wsa2_swr_active: wsa2-swr-active-state { + clk-pins { + pins =3D "gpio15"; + function =3D "wsa2_swr_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data-pins { + pins =3D "gpio16"; + function =3D "wsa2_swr_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; + }; + }; + + lpass_vamacro: codec@7660000 { + compatible =3D "qcom,glymur-lpass-va-macro", "qcom,sm8550-lpass-va-macr= o"; + reg =3D <0 0x07660000 0 0x1000>; + clocks =3D <&q6prmcc LPASS_CLK_ID_TX_CORE_MCLK LPASS_CLK_ATTRIBUTE_COUP= LE_NO>, + <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>; + clock-names =3D "mclk", + "macro", + "dcodec"; + + #clock-cells =3D <0>; + clock-output-names =3D "fsgen"; + #sound-dai-cells =3D <1>; + }; + nsi_noc: interconnect@1d600000 { compatible =3D "qcom,glymur-nsinoc"; reg =3D <0x0 0x1d600000 0x0 0x14080>; --=20 2.47.3