From nobody Wed Apr 8 03:02:53 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 26A2C379996 for ; Wed, 11 Mar 2026 03:24:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773199453; cv=none; b=E6DzERM8muxXoZgJ5WM5ieJyq1KV2+Oe1BglDywVvw2jFXVETfckP/iCq0csZYv8inIFHpS1UZH2twUw0m2T8jt+/2c0OC/7LDIVrwECwleO24Lkiii6yi/HEadTD0C7zFb84PK2DkqoG3QFYctZjTyR9DgGpj+6TN/jtK3zjuM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773199453; c=relaxed/simple; bh=pmFB7F4m9DD9Uhv2va2d9Jn2sdEDdyLf5d6Ucdg28MM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=j2uQwbQFLhqcL1pNSVj4GjhdyB5LLii0XrP9E4vIp7xpv6PZtM3b7yVf1nSuHtTqAVZ6ll5xXHY6QnubABOxtOWdXUvzEVR1n5pRLfGNns623X7MsuK5wMDqOWagzI1Hfwm/vYLjGjUEg8pGwZf9C4OqCTYwH4yGMOifosv9cfY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=RF/NaIiv; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Z453ofRG; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="RF/NaIiv"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Z453ofRG" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62B2d3Em2179432 for ; Wed, 11 Mar 2026 03:24:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= olgrx1MYjW3M13vKuCKRGX1F1X7ze0A85phYh0ZSsvc=; b=RF/NaIivEoDYx6Ey mOrEITLRrANHo7pP52UJqpTA4jVCbHe0VMgP8IZFpDUZxNxBfoUSJ6Av6/I/uIEh ygOxXMGM4jH+mXk0Vs85EPHB1ax8eeW/4iIN9QcNtVbbU8Oo7ymkrOvXyU5CDWgq qb/t8qN8HvWFInJWXkx2q/5lRc7CMqYZCZN9mWfRoGNs7PK9+ovedEHjavM2lQv8 xmMvniG/kTIbQjxBvtGrgg4JV3SbfCBxp029cVZBqBAwsKuBweCH+gOEGgEdLCY0 CUX1eP4/PGqf9+VRj8s/vzUwEvCGDF1pJce7bhvvt82BBOO49YiYZWzzAtEFw2L9 d2NlAA== Received: from mail-ua1-f70.google.com (mail-ua1-f70.google.com [209.85.222.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ctqvsspe0-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 11 Mar 2026 03:24:10 +0000 (GMT) Received: by mail-ua1-f70.google.com with SMTP id a1e0cc1a2514c-94ea6fdbd28so29109543241.3 for ; Tue, 10 Mar 2026 20:24:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773199449; x=1773804249; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=olgrx1MYjW3M13vKuCKRGX1F1X7ze0A85phYh0ZSsvc=; b=Z453ofRGuZCTkEiLw3eCK3etCCNAqrAYPezZdp7ghFaYOUFyIUnFFycBE+IoZxVbZ0 Gwu0n0jZ7czpyHdryx+Mfzb5u3epq8JKUX0zpOy4lpHnXczIt2tqG3TV76xlq7/Uq6y5 QR0EdFqgVVX+yVpNQnymyg6nE3Fj9FeeQ/AtjBObZaC69fXDUmROvMh7mi3KqliBgy7M sRx8Di992mK+Igb8J2BjCfIVmA0LHv5q+2W/D/i0hp7+E9d1KiH8ywUx07fIFc/hgF6b 82MwZfl9DU0zIg+Ec/HF3tg3tfF2dhWij3Kxl/YQioBJp8xcTiUB2assMly+e61emgAV ry2A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773199449; x=1773804249; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=olgrx1MYjW3M13vKuCKRGX1F1X7ze0A85phYh0ZSsvc=; b=Zv/eS36cfRBerIYoV3vBEUvGT21g+Iz7YgWWCAky14PchvuL1Gyi2Bzao5QWxD7nb1 g10lE8orlVNsgYeIBnm1ume2Q31we4u5WXTNuSR3fHQoVnYayX8TSvj6fCcqtfw/paHv 6ES0J6+sHmdxvB6pFVJS+H2JrsBdin2UFGDEVPsZkCHIGJq62uYSxap1daDQ2Oidg/CT smuSYqwoIy/DkF+wroPIw+eopZjPTWZA0ndj31zrL6zWa/fdHfVFqF2HLiWyEHM36CaI m4a5tyLVo+2OU3P5Kc6OVeoXRHLTsMwwywS6r70vEC+XDiQ8vEzo38cUNY89dVfX7d+y FNcA== X-Forwarded-Encrypted: i=1; AJvYcCUiWPJDF6Wr1cd9YkrQrTr1PXd62CCeYKazynUj/wmxhGG1k7QM3MEIkhOdqR8GQQK73UG15JdA4MbR4Sg=@vger.kernel.org X-Gm-Message-State: AOJu0YwFCn2rdr/MAuXbOG4cabxJdGoRd6hBoL9I+np+Y4N7VtbsnJUV dMFVBH1hc2qgFU9/Stbjt7uM+lCoI1377BvaZRCK0SAXiYgIkGb54PGOLEIHMM15vtAexhbvMqh tDaAVZ84CN8v/2j0CGYz5k8rC5Eip1pLqCHZs9KvbRBMV2Ho/telNYugjz+RZmZL3iqk= X-Gm-Gg: ATEYQzzi51k32NO4gYjUMfXld4q3QoWAB+0JxUmpjbDvU1ekmJA2t762C0UaN++siDv vE3YfiKoEDMKFju2PqakBJtCs3xNcEGiCLZTuYONIu00ch7LGyySG5FPpz6ao2gWrhciDmzO1OX dvohFn2q2Qdx6gLcXZ/8nKlqd5w8BvsnhF96lHxXW+BduG1MHAD9ei5YzIpJm/afQEdajvUbKBw RkLfS5rRaLWdfhSvP5k0RlmIQ0y68rcOC/Bk5jyVCuMTeJqbZsfVwbMa9ayOKjRDlieJ4f/0rAq TpZFjte7mteRpn/7hCz8vDYG11uXHeaZdKlLKQkoqOmKspGTZ3LlxcguF6gSu2dTpMN1zdlJLQY PfkNmh87E5qitl5ikuzUxFbV0Dz2RVGIQXoanIk7nvBKzQ+H5ZpgVCSlvDdiWgEjRyCjbY7meIX ZAepPq+JyXQRXNdoCyHj9dxOAe5BGSQdsrqm8= X-Received: by 2002:a05:6102:3713:b0:5ff:fbe4:89d with SMTP id ada2fe7eead31-601deec1819mr483163137.20.1773199449457; Tue, 10 Mar 2026 20:24:09 -0700 (PDT) X-Received: by 2002:a05:6102:3713:b0:5ff:fbe4:89d with SMTP id ada2fe7eead31-601deec1819mr483141137.20.1773199449040; Tue, 10 Mar 2026 20:24:09 -0700 (PDT) Received: from umbar.lan (2001-14ba-a073-af00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a073:af00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-38a67e5ed41sm1422721fa.25.2026.03.10.20.24.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 10 Mar 2026 20:24:08 -0700 (PDT) From: Dmitry Baryshkov Date: Wed, 11 Mar 2026 05:23:14 +0200 Subject: [PATCH v2 20/25] soc: qcom: ubwc: drop ubwc_dec_version Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260311-ubwc-rework-v2-20-69f718f2a1c9@oss.qualcomm.com> References: <20260311-ubwc-rework-v2-0-69f718f2a1c9@oss.qualcomm.com> In-Reply-To: <20260311-ubwc-rework-v2-0-69f718f2a1c9@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Bjorn Andersson , Konrad Dybcio , Akhil P Oommen Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=8046; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=pmFB7F4m9DD9Uhv2va2d9Jn2sdEDdyLf5d6Ucdg28MM=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBpsOAguIR03+RT9hnEU1tN08Xsime41fwOQZdHc u4pJVZzo8iJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCabDgIAAKCRCLPIo+Aiko 1cwPB/9BO2VzYaUF+xNYCNDVqkanNDG1CJ6qnfeTVp1bqz6neRuSaFFIlvLRRtkYy6gCiWcDLH9 mXZbjzcfuyJybP4e0sAS9K+Ve3bsSWJ6DGB1ETskXPlDrGkH7f3XCHscGreI54uZ7vrdr9w/ZsV hYX/NB1qOEuDKTu072pfh576RNsK/anRfNb6k5o1x+z1s7PJKOKZslsq3HFCkTh8rIka4HzwD6u s7Kszt4yzH2tZw7tkqVvvxV/xit8N9z75vWYMZfNXSOLP1njgNBfs6ZyzqUaWCO3JsE1wWmQZp5 Am3ovgomFDFYIo8zSRRQVCG2nbhQBEVQIv+M60fR4kSKXNhX X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzExMDAyNiBTYWx0ZWRfX43LtBF9uY4GM fLgMKiBQ0AKHgrIp4dX7wkhWM5Pcfx7RBCDm2p5R+FiKt4qM9RxdIdflVQf0u66mYwrK18VJ5tJ drtEmVwe4Xb7Fd7HzeVSN2DC0/Ll09bUtuV+E8nz0tuHUdqjDkPzrIkWWOV9C6m7WFMzdRR7RbV 3KA71TC8m1MFcdeRjRqSGi2ag2AbSOnql5hbb0dh6lmqfLBu6oMDfIx9C7HFfrzSrth8DdjdZEF asXZ4LfWssSJ2FwO3C/mk8sQ1UzJBgkNhoQSOUuscJ96NStUrItLzAS5Y7jiD7ETIFel9sz0vXF OOS63sa+AlMXyfLsqT0DiwMmcJ9M2Jrpq0+0dBGg94QXcFk4lMpkDWCCavtrav8/KFI0qRkg09r R3xoGAEmc+SHbEnc+qJC+/4mB6fMEr9lkiAFb9OpDVR60osgcjw5l22OuXSgrr0JNcGljsWEVIL AS+CnyUa3EsC8YgIS4A== X-Proofpoint-ORIG-GUID: TJ5rtYZK0B5p1SP96IunmVlYWmWopR8y X-Authority-Analysis: v=2.4 cv=Lo2fC3dc c=1 sm=1 tr=0 ts=69b0e05a cx=c_pps a=R6oCqFB+Yf/t2GF8e0/dFg==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=LGEa-qlQBoucZRe8vqkA:9 a=QEXdDO2ut3YA:10 a=TD8TdBvy0hsOASGTdmB-:22 X-Proofpoint-GUID: TJ5rtYZK0B5p1SP96IunmVlYWmWopR8y X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-10_05,2026-03-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 clxscore=1015 impostorscore=0 bulkscore=0 malwarescore=0 phishscore=0 lowpriorityscore=0 adultscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603110026 The ubwc_dec_version field has been inherited from the MDSS driver and it is equal to the version of the UBWC decoder in the display block only. Other IP Cores can have different UBWC decoders and so the version would vary between blocks. As the value is no longer used as is not relevant to other UBWC database consumers, drop it from the UBWC database. Reviewed-by: Konrad Dybcio Signed-off-by: Dmitry Baryshkov --- drivers/soc/qcom/ubwc_config.c | 22 ---------------------- include/linux/soc/qcom/ubwc.h | 2 -- 2 files changed, 24 deletions(-) diff --git a/drivers/soc/qcom/ubwc_config.c b/drivers/soc/qcom/ubwc_config.c index e63daf748e30..c5c7fcb4d013 100644 --- a/drivers/soc/qcom/ubwc_config.c +++ b/drivers/soc/qcom/ubwc_config.c @@ -18,7 +18,6 @@ static const struct qcom_ubwc_cfg_data no_ubwc_data =3D { =20 static const struct qcom_ubwc_cfg_data kaanapali_data =3D { .ubwc_enc_version =3D UBWC_6_0, - .ubwc_dec_version =3D UBWC_6_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -28,7 +27,6 @@ static const struct qcom_ubwc_cfg_data kaanapali_data =3D= { =20 static const struct qcom_ubwc_cfg_data msm8937_data =3D { .ubwc_enc_version =3D UBWC_1_0, - .ubwc_dec_version =3D UBWC_1_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL1 | UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, @@ -37,7 +35,6 @@ static const struct qcom_ubwc_cfg_data msm8937_data =3D { =20 static const struct qcom_ubwc_cfg_data msm8998_data =3D { .ubwc_enc_version =3D UBWC_1_0, - .ubwc_dec_version =3D UBWC_1_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL1 | UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, @@ -51,7 +48,6 @@ static const struct qcom_ubwc_cfg_data qcm2290_data =3D { =20 static const struct qcom_ubwc_cfg_data sa8775p_data =3D { .ubwc_enc_version =3D UBWC_4_0, - .ubwc_dec_version =3D UBWC_4_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, .highest_bank_bit =3D 13, @@ -60,7 +56,6 @@ static const struct qcom_ubwc_cfg_data sa8775p_data =3D { =20 static const struct qcom_ubwc_cfg_data sar2130p_data =3D { .ubwc_enc_version =3D UBWC_3_0, /* 4.0.2 in hw */ - .ubwc_dec_version =3D UBWC_4_3, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -70,7 +65,6 @@ static const struct qcom_ubwc_cfg_data sar2130p_data =3D { =20 static const struct qcom_ubwc_cfg_data sc7180_data =3D { .ubwc_enc_version =3D UBWC_2_0, - .ubwc_dec_version =3D UBWC_2_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -79,7 +73,6 @@ static const struct qcom_ubwc_cfg_data sc7180_data =3D { =20 static const struct qcom_ubwc_cfg_data sc7280_data =3D { .ubwc_enc_version =3D UBWC_3_0, - .ubwc_dec_version =3D UBWC_4_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -89,7 +82,6 @@ static const struct qcom_ubwc_cfg_data sc7280_data =3D { =20 static const struct qcom_ubwc_cfg_data sc8180x_data =3D { .ubwc_enc_version =3D UBWC_3_0, - .ubwc_dec_version =3D UBWC_3_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit =3D 16, @@ -98,7 +90,6 @@ static const struct qcom_ubwc_cfg_data sc8180x_data =3D { =20 static const struct qcom_ubwc_cfg_data sc8280xp_data =3D { .ubwc_enc_version =3D UBWC_4_0, - .ubwc_dec_version =3D UBWC_4_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -108,7 +99,6 @@ static const struct qcom_ubwc_cfg_data sc8280xp_data =3D= { =20 static const struct qcom_ubwc_cfg_data sdm670_data =3D { .ubwc_enc_version =3D UBWC_2_0, - .ubwc_dec_version =3D UBWC_2_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit =3D 14, @@ -116,7 +106,6 @@ static const struct qcom_ubwc_cfg_data sdm670_data =3D { =20 static const struct qcom_ubwc_cfg_data sdm845_data =3D { .ubwc_enc_version =3D UBWC_2_0, - .ubwc_dec_version =3D UBWC_2_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit =3D 15, @@ -124,7 +113,6 @@ static const struct qcom_ubwc_cfg_data sdm845_data =3D { =20 static const struct qcom_ubwc_cfg_data sm6115_data =3D { .ubwc_enc_version =3D UBWC_1_0, - .ubwc_dec_version =3D UBWC_2_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL1 | UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, @@ -134,7 +122,6 @@ static const struct qcom_ubwc_cfg_data sm6115_data =3D { =20 static const struct qcom_ubwc_cfg_data sm6125_data =3D { .ubwc_enc_version =3D UBWC_1_0, - .ubwc_dec_version =3D UBWC_3_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL1 | UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, @@ -143,7 +130,6 @@ static const struct qcom_ubwc_cfg_data sm6125_data =3D { =20 static const struct qcom_ubwc_cfg_data sm6150_data =3D { .ubwc_enc_version =3D UBWC_2_0, - .ubwc_dec_version =3D UBWC_2_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit =3D 14, @@ -151,7 +137,6 @@ static const struct qcom_ubwc_cfg_data sm6150_data =3D { =20 static const struct qcom_ubwc_cfg_data sm6350_data =3D { .ubwc_enc_version =3D UBWC_2_0, - .ubwc_dec_version =3D UBWC_2_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -160,7 +145,6 @@ static const struct qcom_ubwc_cfg_data sm6350_data =3D { =20 static const struct qcom_ubwc_cfg_data sm7150_data =3D { .ubwc_enc_version =3D UBWC_2_0, - .ubwc_dec_version =3D UBWC_2_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit =3D 14, @@ -168,7 +152,6 @@ static const struct qcom_ubwc_cfg_data sm7150_data =3D { =20 static const struct qcom_ubwc_cfg_data sm8150_data =3D { .ubwc_enc_version =3D UBWC_3_0, - .ubwc_dec_version =3D UBWC_3_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .highest_bank_bit =3D 15, @@ -176,7 +159,6 @@ static const struct qcom_ubwc_cfg_data sm8150_data =3D { =20 static const struct qcom_ubwc_cfg_data sm8250_data =3D { .ubwc_enc_version =3D UBWC_4_0, - .ubwc_dec_version =3D UBWC_4_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -187,7 +169,6 @@ static const struct qcom_ubwc_cfg_data sm8250_data =3D { =20 static const struct qcom_ubwc_cfg_data sm8350_data =3D { .ubwc_enc_version =3D UBWC_4_0, - .ubwc_dec_version =3D UBWC_4_0, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -198,7 +179,6 @@ static const struct qcom_ubwc_cfg_data sm8350_data =3D { =20 static const struct qcom_ubwc_cfg_data sm8550_data =3D { .ubwc_enc_version =3D UBWC_4_0, - .ubwc_dec_version =3D UBWC_4_3, .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | UBWC_SWIZZLE_ENABLE_LVL3, .ubwc_bank_spread =3D true, @@ -209,7 +189,6 @@ static const struct qcom_ubwc_cfg_data sm8550_data =3D { =20 static const struct qcom_ubwc_cfg_data sm8750_data =3D { .ubwc_enc_version =3D UBWC_5_0, - .ubwc_dec_version =3D UBWC_5_0, .ubwc_swizzle =3D 6, .ubwc_bank_spread =3D true, /* TODO: highest_bank_bit =3D 15 for LP_DDR4 */ @@ -219,7 +198,6 @@ static const struct qcom_ubwc_cfg_data sm8750_data =3D { =20 static const struct qcom_ubwc_cfg_data glymur_data =3D { .ubwc_enc_version =3D UBWC_5_0, - .ubwc_dec_version =3D UBWC_5_0, .ubwc_swizzle =3D 0, .ubwc_bank_spread =3D true, /* TODO: highest_bank_bit =3D 15 for LP_DDR4 */ diff --git a/include/linux/soc/qcom/ubwc.h b/include/linux/soc/qcom/ubwc.h index ddd7b15d9ff1..c5f049eab07d 100644 --- a/include/linux/soc/qcom/ubwc.h +++ b/include/linux/soc/qcom/ubwc.h @@ -13,8 +13,6 @@ =20 struct qcom_ubwc_cfg_data { u32 ubwc_enc_version; - /* Can be read from MDSS_BASE + 0x58 */ - u32 ubwc_dec_version; =20 /** * @ubwc_swizzle: Whether to enable level 1, 2 & 3 bank swizzling. --=20 2.47.3