From nobody Tue Apr 7 21:49:30 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F2A312E5B2A for ; Wed, 11 Mar 2026 16:08:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773245309; cv=none; b=k35I+2OMvjO+dXZsIGVhhRTV2d2PXj2mC3/n8Uw/QJkI0e3uFNRiNNIbfnvngR4TBh6M2gxzmSWXISJunEBZzGm3AUrFrxTeUunQ4KPCBDbGpN5QlLO3e6C+ZIitXmB8VClOyScP4fpSr2WuEwEH86XuTcgxegKHNyNG7nuxKkY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773245309; c=relaxed/simple; bh=mgJychgJJSvJb5EPQ/SrXwpl21HswNU2SRWUeliofAc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=o8fe+yFpF3X2edJzt3nRESMg4yDvzAlRh8PrTBJWazCnWBZ3A9gEr3Pao+5yczp/Q2EdL/5agAENsA1F6T86YYknzuPiSFseFCG363v1CbFuH+1pWsTKBqfQVDKFMyYO3/ZZfF4U4BN1lhLIgIPacsD3+kHvLF0yp6+lFCHFFDc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=m7H7NwFD; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Ix+y+LqA; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="m7H7NwFD"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Ix+y+LqA" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62BD1k6h2030820 for ; Wed, 11 Mar 2026 16:08:26 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= RWuLFkC+W8N6pgB1r3mjP/feOeH0KAiskDiUSNrILSI=; b=m7H7NwFDnXM019P6 2S9wmIOsJ/bmZdy90AC0VFn6tuAzrpqk4d86WDdkzu5GQcrvRFcNI74aTa3ez3+c BleN/kqZNn4Y6HfrgeRMG5g0R+/nsugtdPvhajfy8+cKkZdq25c5xLCnxutt8Bpp 7Ot9xeyAnVvOtKLRmtN6ib4QjlyEhVvZQt0P9ood9vtIIOoONVa5KgW9q9mpjTyU j2k3PM1HZoUd0vhiSqOeo1RR8lIjTowg4VTjJdOScJpyEnqsstnIHVim2QCScCr/ s9LMNxnla9s3QKBH4YhDTSmvH/bsHsc6670QJMOhPHjTOrr1K9k3oIXOtMXjl5pl 3OaalQ== Received: from mail-vs1-f71.google.com (mail-vs1-f71.google.com [209.85.217.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cu40h207j-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 11 Mar 2026 16:08:25 +0000 (GMT) Received: by mail-vs1-f71.google.com with SMTP id ada2fe7eead31-5ffb9a0bf22so115309137.3 for ; Wed, 11 Mar 2026 09:08:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773245305; x=1773850105; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=RWuLFkC+W8N6pgB1r3mjP/feOeH0KAiskDiUSNrILSI=; b=Ix+y+LqASCu+8M9uQnM1J3AX153MWPBkPnFjyU0QxDCj9rSzXGksV0D4pPiIs4yFyw z/CZxZvcFGJxLqGLZV2WKgeux3AG9y19vsX7A/N4x3Q2COzsYk+K7GTdqPXbsh/RWzza 9ASqGcCGTK7L0Vf42J2VIjsyOtLEPgRsmIGJKtkNRtzN4tEkRLFNN40YRsGz0Em8t2l4 JPB8x9nwDB7usSDYRFio4gP8ax81m6yiH0/rvwrkhx/8XYe0QYQelx47iBoTHQqhRwO1 ILDzgX6ez0Ur44sYXXxo8b+sKe5zG+Omdahlzsyo0OqbAwcP+UN6kKtS4HSp5KvZq6YR CTHA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773245305; x=1773850105; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=RWuLFkC+W8N6pgB1r3mjP/feOeH0KAiskDiUSNrILSI=; b=h3tU6c7rV0o6hd0uGOZgg1NzlM+1fxF1YyeH4sVqdxQF+xGRCAA1ExFoIug0hPSxDJ uqX9sZTLZc5AQhXWq6vAnHba1efpQOXB05ft2/Pi1qj4Ty2MusrGuo6AW8dLEjQqOZBd VGd+9StjBFm+3xrxu0zAqa/3IGf46HzwAURejVoY7PzkqJTN7AqSR/2TYV7paXn5LV4P Y10mDRaIdns0UIKpir99+/aG2IdDMl5v4NxIJ9dfhRpENoTJB6ugFCVY7Z1pJCVx+vvh AKhUtM5Rc6ivoQ3Fvt5b8VwCRBxih8kJykzU02GKCyR1wFg9QKhkII9FSz1r8D0RDmnW rSVA== X-Forwarded-Encrypted: i=1; AJvYcCXH0xMT8waIkIvMosqRMJHINjoKT+c/Fy32q2/LDStN4PlSQbZzNOhelFryBbeITRZ82zAeSF4rGEagac4=@vger.kernel.org X-Gm-Message-State: AOJu0YyDk0zQ2unNV238JnxLnsGF4wC6zTkp98MwOWXsgAVYtWhN4iLW Sve66RP/W8WOB+aLM4FtaRVE0T5eEJdDgF5Rqp0zfJKZWjunlEadhYoUQCQCW+alEQKGrkts8c2 T3+2g8FsVuhRq8s8e+pnJmxfr9gmnHRNSeQcz5kE7ZKU7H1nzofXJP7ljSAgyVIg40Pc= X-Gm-Gg: ATEYQzw6EWdrDkmZc25iq/s+NoWqpuaNxp498yVtvUNXGZibuetxMJV+AEcNp7TIo9Q UXyPjkts1Z4XsRWquI/+HDiZHbaHCyAErkkCH2yYOny5Kd6XogC3cs7pMVEtJ2H3S4VW4Ycrhzz HY9ybZdQh6yyusSZ1hroo88yBM6de3PJt4bkKe2+Kmxd8t8BUCrucW5Azys8u27jwP5byJHJfBe 2DeKwatlVGZnLP26uFpE9dV8ZlsF4HPf3dAWXlfoVSqXqVlhTXPymBIIHJ9lTEnvdJSU88SoBt+ fZSrxFCTkVUEcwDDeen6uUOwaLd94bdByfMm4kAwXmqImW1ONH/eQ0UMfV6Ak5baFNsI14GZ6s3 V8vcRkojpE3jbah1SfwPIWADDr+PWc0NRBv2ctg1s0Vu4 X-Received: by 2002:a05:6102:3ed0:b0:5f8:e54c:2f72 with SMTP id ada2fe7eead31-601def30fd0mr1283717137.20.1773245304373; Wed, 11 Mar 2026 09:08:24 -0700 (PDT) X-Received: by 2002:a05:6102:3ed0:b0:5f8:e54c:2f72 with SMTP id ada2fe7eead31-601def30fd0mr1283693137.20.1773245303846; Wed, 11 Mar 2026 09:08:23 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-439fe1aa2c3sm184711f8f.13.2026.03.11.09.08.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Mar 2026 09:08:22 -0700 (PDT) From: Krzysztof Kozlowski Date: Wed, 11 Mar 2026 17:07:59 +0100 Subject: [PATCH 03/12] ARM: dts: imx6qdl: Use undeprecated reset-gpios Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260311-dts-snps-reset-gpios-v1-3-ea1cc09fba84@oss.qualcomm.com> References: <20260311-dts-snps-reset-gpios-v1-0-ea1cc09fba84@oss.qualcomm.com> In-Reply-To: <20260311-dts-snps-reset-gpios-v1-0-ea1cc09fba84@oss.qualcomm.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Christoph Niedermaier , Marek Vasut , Russell King Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@dh-electronics.com, linux@ew.tq-group.com, Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=17359; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=mgJychgJJSvJb5EPQ/SrXwpl21HswNU2SRWUeliofAc=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpsZNh/o4+c0j4ts7EAA2/0l7N3rDNVcAZIs/d7 waOhWeowSqJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCabGTYQAKCRDBN2bmhouD 1ybcD/9HZP+St8ZNRhRrYIOpMwOVQmrDPlPcwhGQtwWZXhCD2DtZDqaSMp9G8ON3GJPyYuguSU2 PDBGW43OiXLLxsACFtP2ejZQbpxWRk7NGjGmNOQdRlQe+ZGUtjyXKfYHDK7utQ/+/s8M5+fJkkT fu7iz4A7yM1Lgb/H7IOCUOXtvNmFrm5Hlsc7WPjbcTuOoi24n6NN/+0YbmR3wa+K/IyEVVxnf24 TZbM/w1yfdPlFKIzizfN/p8MuB9+ZEmmL/GJ9+WvfKIMCEjgUjB5PeIWouJH5Hwu6sClANjGCgm 7R9rSAygR+B2NWsdZbeIboDwymmkZt4DK2JDW6AfzwE4EMOWNwRfcu0OMKRkqo/H8F0K+CrNAVs Eip+0fMVV0W036iPcs1+KHhHB8oX29/NOOEz/sUfeL3OUCqVKOcYtFIdZ7OMnTYdX89/L13eT1c r981tzJ2NaQbrxRBUGkJ/bX0aJa62I03xkMN/tbFtLOtrm3hH6sAC7VbBJf7nTTOt1iDxV470Mx TxfAr4OZkqomcvShZWymjNysLyVoMJIDFjrcm9JKOIp7z33t8TJd1tzmS1EapYiAj9G0KW31yMF PF8IVAHds3ND48F9jTKa+72AU9XYC5XkteUK1M2HAfXW0cj+EudgwwCcyOX2hvM99hxe+JxGfoB Hw0Pz5umXqndaMw== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzExMDEzNiBTYWx0ZWRfXzRLYmByXAiRZ g9BU39Gdx5uGZNbsREdm+ZUjN/k7jymFBqWIMBPw/qov0H7TahMQL/Z/5tNR1F6Qmm5X5f1AcOw C8LhrWco+114bSriHen+vcSmmTnM3QoFe95dQoB+881HPuwV95RZB1xAHg6/8Yr3uwBPdW8w16h dZnP++JqgdrNnCvZIcKhd0O9nvBNRlLMjq5YLunE7JxIsbJiW/m45A1MjOZLOA+YTrHjKUjq6ff uc+2pQPRGcHm2ScevtPs18obZd2d5Jc62N9p4lbgiZZNnLcHQcIRMYhsv2INFmTPSSXEjo4Q+LI Caq5TMcG3AtMnnnluvzAD8DWazqVRUDT+XLqLrviFv2g/saCVmkJreTVHu4o5BgYlA9fokfUEf+ f1OEB6B4a9c4mAtbCjxyY96BL4ArMvNER81RpC4VCUKyNJ5vgCwZP+F7vjxuMlhu7B6lYdQXGwF E0KHSj1KL0Dfx7JCD8Q== X-Proofpoint-ORIG-GUID: ZQjNXE_Sv1mq1DItxa52CQbMpkLdcjOA X-Authority-Analysis: v=2.4 cv=YJ+SCBGx c=1 sm=1 tr=0 ts=69b19379 cx=c_pps a=P2rfLEam3zuxRRdjJWA2cw==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=50GlOtY98KW9GriB_zcA:9 a=QEXdDO2ut3YA:10 a=ODZdjJIeia2B_SHc_B0f:22 X-Proofpoint-GUID: ZQjNXE_Sv1mq1DItxa52CQbMpkLdcjOA X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-11_02,2026-03-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 phishscore=0 clxscore=1015 lowpriorityscore=0 adultscore=0 spamscore=0 bulkscore=0 priorityscore=1501 malwarescore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603110136 Freescale i.MX6 PCIe host controller bindings through referenced snps,dw-pcie-common.yaml schema already document "reset-gpios", just like Linux kernel did for a long time. Use the preferred form over "reset-gpio" deprecated since commit 42694f9f6407 ("dt-bindings: PCI: add snps,dw-pcie.yaml") in 2021. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/nxp/imx/imx6qdl-apf6dev.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-aristainetos2.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-dhcom-pdk2.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-emcon.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw51xx.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw52xx.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw53xx.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw54xx.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw551x.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw552x.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw553x.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw560x.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw5904.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw5907.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw5910.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw5912.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-gw5913.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-hummingboard.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-hummingboard2.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-icore-rqs.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-kontron-samx6i.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-mba6.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-nitrogen6_max.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-nitrogen6_som2.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-phytec-mira.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-phytec-pfla02.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-pico.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-sabresd.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-var-dart.dtsi | 2 +- arch/arm/boot/dts/nxp/imx/imx6qdl-zii-rdu2.dtsi | 2 +- 30 files changed, 30 insertions(+), 30 deletions(-) diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-apf6dev.dtsi b/arch/arm/boot= /dts/nxp/imx/imx6qdl-apf6dev.dtsi index 9e97ef5e43f2..5e33164e5005 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-apf6dev.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-apf6dev.dtsi @@ -212,7 +212,7 @@ &ipu1_di0_disp0 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio6 2 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio6 2 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-aristainetos2.dtsi b/arch/ar= m/boot/dts/nxp/imx/imx6qdl-aristainetos2.dtsi index 01d4ea20b13d..4faa7b9c50ff 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-aristainetos2.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-aristainetos2.dtsi @@ -308,7 +308,7 @@ &gpmi { }; =20 &pcie { - reset-gpio =3D <&gpio2 16 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio2 16 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-dhcom-pdk2.dtsi b/arch/arm/b= oot/dts/nxp/imx/imx6qdl-dhcom-pdk2.dtsi index d7c2b30aecfd..1dc4732bd3fe 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-dhcom-pdk2.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-dhcom-pdk2.dtsi @@ -270,7 +270,7 @@ &ipu1_di0_disp0 { =20 &pcie { pinctrl-0 =3D <&pinctrl_pcie &pinctrl_dhcom_j>; - reset-gpio =3D <&gpio6 14 GPIO_ACTIVE_LOW>; /* GPIO J */ + reset-gpios =3D <&gpio6 14 GPIO_ACTIVE_LOW>; /* GPIO J */ status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-emcon.dtsi b/arch/arm/boot/d= ts/nxp/imx/imx6qdl-emcon.dtsi index 9f4e746beb2d..511b3b6dc5e3 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-emcon.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-emcon.dtsi @@ -732,7 +732,7 @@ &ipu1_di0_disp0 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie_ctrl>; - reset-gpio =3D <&gpio7 12 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio7 12 GPIO_ACTIVE_LOW>; disable-gpio =3D <&gpio2 22 GPIO_ACTIVE_LOW>; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw51xx.dtsi b/arch/arm/boot/= dts/nxp/imx/imx6qdl-gw51xx.dtsi index beff5a0f58ab..1d4899f8aec4 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw51xx.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw51xx.dtsi @@ -400,7 +400,7 @@ &ipu1_csi0 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio1 0 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio1 0 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw52xx.dtsi b/arch/arm/boot/= dts/nxp/imx/imx6qdl-gw52xx.dtsi index 9d3ba4083216..46e3b2b18aee 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw52xx.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw52xx.dtsi @@ -504,7 +504,7 @@ timing0: timing-hsd100pxn1 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio1 29 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio1 29 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw53xx.dtsi b/arch/arm/boot/= dts/nxp/imx/imx6qdl-gw53xx.dtsi index 7e84e0a52ef3..dd1201b628f5 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw53xx.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw53xx.dtsi @@ -501,7 +501,7 @@ timing0: timing-hsd100pxn1 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio1 29 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio1 29 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw54xx.dtsi b/arch/arm/boot/= dts/nxp/imx/imx6qdl-gw54xx.dtsi index 81394d47dd68..b8a1e47d1d3b 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw54xx.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw54xx.dtsi @@ -547,7 +547,7 @@ timing0: timing-hsd100pxn1 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio1 29 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio1 29 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw551x.dtsi b/arch/arm/boot/= dts/nxp/imx/imx6qdl-gw551x.dtsi index 6136a95b9259..57b0d635bdab 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw551x.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw551x.dtsi @@ -456,7 +456,7 @@ &ipu1_csi0 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio1 0 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio1 0 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw552x.dtsi b/arch/arm/boot/= dts/nxp/imx/imx6qdl-gw552x.dtsi index 9c822ca23130..b29c26b729fa 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw552x.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw552x.dtsi @@ -359,7 +359,7 @@ &i2c3 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio1 29 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio1 29 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw553x.dtsi b/arch/arm/boot/= dts/nxp/imx/imx6qdl-gw553x.dtsi index 552114a69f5b..198af79b5490 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw553x.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw553x.dtsi @@ -413,7 +413,7 @@ &ipu1_csi0 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio1 0 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio1 0 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw560x.dtsi b/arch/arm/boot/= dts/nxp/imx/imx6qdl-gw560x.dtsi index e9d5bbb43145..4dafd225a34e 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw560x.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw560x.dtsi @@ -560,7 +560,7 @@ timing0: timing-hsd100pxn1 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio4 31 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio4 31 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5904.dtsi b/arch/arm/boot/= dts/nxp/imx/imx6qdl-gw5904.dtsi index 3df4d345da98..a03f422d9a8d 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5904.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5904.dtsi @@ -528,7 +528,7 @@ timing0: timing-hsd100pxn1 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio1 0 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio1 0 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5907.dtsi b/arch/arm/boot/= dts/nxp/imx/imx6qdl-gw5907.dtsi index 87fdc9e2a727..862f44967c71 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5907.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5907.dtsi @@ -326,7 +326,7 @@ channel@6 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio1 0 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio1 0 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5910.dtsi b/arch/arm/boot/= dts/nxp/imx/imx6qdl-gw5910.dtsi index 099ed2f94d61..8564eb8e7cc0 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5910.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5910.dtsi @@ -333,7 +333,7 @@ accel@19 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio3 20 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio3 20 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5912.dtsi b/arch/arm/boot/= dts/nxp/imx/imx6qdl-gw5912.dtsi index cbca5e58e812..0a2a9b9db1fa 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5912.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5912.dtsi @@ -313,7 +313,7 @@ accel@19 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio1 29 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio1 29 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5913.dtsi b/arch/arm/boot/= dts/nxp/imx/imx6qdl-gw5913.dtsi index 4e4dce5adc15..37f7e15d65ae 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5913.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-gw5913.dtsi @@ -292,7 +292,7 @@ &i2c3 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio1 0 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio1 0 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-hummingboard.dtsi b/arch/arm= /boot/dts/nxp/imx/imx6qdl-hummingboard.dtsi index 6b737360a532..4755bf2bc65e 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-hummingboard.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-hummingboard.dtsi @@ -321,7 +321,7 @@ MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30 0x1b0b0 &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_hummingboard_pcie_reset>; - reset-gpio =3D <&gpio3 4 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio3 4 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-hummingboard2.dtsi b/arch/ar= m/boot/dts/nxp/imx/imx6qdl-hummingboard2.dtsi index 3069e1738ba2..d113130c1770 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-hummingboard2.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-hummingboard2.dtsi @@ -517,7 +517,7 @@ MX6QDL_PAD_EIM_D24__UART3_RX_DATA 0x40013000 &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_hummingboard2_pcie_reset>; - reset-gpio =3D <&gpio2 11 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio2 11 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-icore-rqs.dtsi b/arch/arm/bo= ot/dts/nxp/imx/imx6qdl-icore-rqs.dtsi index dff184a119f3..396b621487ce 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-icore-rqs.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-icore-rqs.dtsi @@ -220,7 +220,7 @@ sgtl5000: codec@a { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio3 29 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio3 29 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-kontron-samx6i.dtsi b/arch/a= rm/boot/dts/nxp/imx/imx6qdl-kontron-samx6i.dtsi index c771f87b10df..bdc8dc6731e0 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-kontron-samx6i.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-kontron-samx6i.dtsi @@ -743,7 +743,7 @@ &mipi_csi { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio3 13 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio3 13 GPIO_ACTIVE_LOW>; }; =20 /* LCD_BKLT_PWM */ diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-mba6.dtsi b/arch/arm/boot/dt= s/nxp/imx/imx6qdl-mba6.dtsi index ee2c6bec92e8..a492bf4f49d9 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-mba6.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-mba6.dtsi @@ -240,7 +240,7 @@ &i2c2 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio6 7 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio6 7 GPIO_ACTIVE_LOW>; vpcie-supply =3D <®_pcie>; status =3D "okay"; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-nitrogen6_max.dtsi b/arch/ar= m/boot/dts/nxp/imx/imx6qdl-nitrogen6_max.dtsi index ef0c26688446..bbdb77e6fec8 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-nitrogen6_max.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-nitrogen6_max.dtsi @@ -731,7 +731,7 @@ lvds1_out: endpoint { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio6 31 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio6 31 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-nitrogen6_som2.dtsi b/arch/a= rm/boot/dts/nxp/imx/imx6qdl-nitrogen6_som2.dtsi index 03fe053880ca..25e6cc3e9ff5 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-nitrogen6_som2.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-nitrogen6_som2.dtsi @@ -639,7 +639,7 @@ lvds1_out: endpoint { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio3 0 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio3 0 GPIO_ACTIVE_LOW>; status =3D "okay"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-phytec-mira.dtsi b/arch/arm/= boot/dts/nxp/imx/imx6qdl-phytec-mira.dtsi index a3c2811e9c6f..661f96fa3990 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-phytec-mira.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-phytec-mira.dtsi @@ -218,7 +218,7 @@ lvds0_out: endpoint { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio2 25 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio2 25 GPIO_ACTIVE_LOW>; vpcie-supply =3D <®_pcie>; status =3D "disabled"; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-phytec-pfla02.dtsi b/arch/ar= m/boot/dts/nxp/imx/imx6qdl-phytec-pfla02.dtsi index 6f3becd33a5b..33ebb9320395 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-phytec-pfla02.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-phytec-pfla02.dtsi @@ -399,7 +399,7 @@ MX6QDL_PAD_DISP0_DAT19__AUD5_RXD 0x130b0 &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio4 17 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio4 17 GPIO_ACTIVE_LOW>; status =3D "disabled"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-pico.dtsi b/arch/arm/boot/dt= s/nxp/imx/imx6qdl-pico.dtsi index c39a9ebdaba1..f18652b2f6ca 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-pico.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-pico.dtsi @@ -277,7 +277,7 @@ mipi_csi2_in: endpoint { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie_reset>; - reset-gpio =3D <&gpio5 21 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio5 21 GPIO_ACTIVE_LOW>; }; =20 &pwm1 { diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-sabresd.dtsi b/arch/arm/boot= /dts/nxp/imx/imx6qdl-sabresd.dtsi index ba29720e3f72..5d379b98d74f 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-sabresd.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-sabresd.dtsi @@ -754,7 +754,7 @@ lvds0_out: endpoint { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio7 12 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio7 12 GPIO_ACTIVE_LOW>; vpcie-supply =3D <®_pcie>; status =3D "okay"; }; diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-var-dart.dtsi b/arch/arm/boo= t/dts/nxp/imx/imx6qdl-var-dart.dtsi index 7749074e438d..13d092cb9961 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-var-dart.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-var-dart.dtsi @@ -394,7 +394,7 @@ MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059 &pcie { fsl,tx-swing-full =3D <103>; fsl,tx-swing-low =3D <103>; - reset-gpio =3D <&gpio4 11 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio4 11 GPIO_ACTIVE_LOW>; status =3D "disabled"; }; =20 diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-zii-rdu2.dtsi b/arch/arm/boo= t/dts/nxp/imx/imx6qdl-zii-rdu2.dtsi index 9ff183e4e069..1860e5a525ee 100644 --- a/arch/arm/boot/dts/nxp/imx/imx6qdl-zii-rdu2.dtsi +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-zii-rdu2.dtsi @@ -651,7 +651,7 @@ &ipu1_di0_disp0 { &pcie { pinctrl-names =3D "default"; pinctrl-0 =3D <&pinctrl_pcie>; - reset-gpio =3D <&gpio7 12 GPIO_ACTIVE_LOW>; + reset-gpios =3D <&gpio7 12 GPIO_ACTIVE_LOW>; status =3D "okay"; =20 host@0 { --=20 2.51.0