From nobody Tue Apr 7 21:26:52 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E58F73914E0 for ; Wed, 11 Mar 2026 20:17:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773260268; cv=none; b=RXNahq9LQTJiHiLZIpf0579JPjntnp8X5z52SyhA2eK+jcNSKMnPLJkKpxnUT9228zIyPtqEVZQNecKMxymLLf9zzB0nQCu4hNpnuH5gGO+OAHnh6idVhF+SBT4ZqlTANYdxbjHT6jBTw0/GJSLwH25DRc4/PgxSDaSUGZhOfr8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773260268; c=relaxed/simple; bh=7SE5vZDOstE9Xf57n1Jrye22q6OMfp45ac26O+8OlYc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=kH49wQ5arBOvV67GMkNdMywA9QA6OVbsOZMSk2il1c9Q7/ztnhrkwawFn/PHlWDeD4Yj0GgO4RvwzOn8LXlq5vCUFcZ4HnPBvMZmXaDtW1PT8x5iuaSddOhL47jKV4rwFOXZ3Yok7LNEV7KU5nMZf6E3M4To8zA7YTEJsAWgkaA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=crT6w6Cm; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=HcJ4SV5j; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="crT6w6Cm"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="HcJ4SV5j" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62BGUZOU2038134 for ; Wed, 11 Mar 2026 20:17:46 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= s0pCDmC7QmjeiaXxXJ9e3qn6IfxRNTNI1GwlSoTLmF4=; b=crT6w6CmF8tFIeiA ins5WhSAOkjqc74M0EOdIAuyJbzpCIkiiGFOla6tbdW4cVN14pdgg5XrfOWd8Gjj CYtn41LAfyHikRk78WlWOCXLWwWofHJk7Ew7k/wH4Vo5NmRiz2QJqgEba3Doasu7 +8CaQkHx5LtISvMaW+Yfjq1UQkhH+nduathbJ269y0UJygIVtDXj36Msg3657tpM mOAVqjOk9tNptD0oLBKc0eAfxQUSIE/KKA9wxQfzIqoWVPQ/986iosAm9twHN15k OQGplZ4IcwuoGAqGhEVmh1fyn7yLeTX4Aqh8miFUCTlr+mJwf8NJtPHTDNRbv4UL si+Odg== Received: from mail-qk1-f198.google.com (mail-qk1-f198.google.com [209.85.222.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cu6a5j584-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 11 Mar 2026 20:17:45 +0000 (GMT) Received: by mail-qk1-f198.google.com with SMTP id af79cd13be357-8cd767c51efso38011785a.2 for ; Wed, 11 Mar 2026 13:17:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773260264; x=1773865064; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=s0pCDmC7QmjeiaXxXJ9e3qn6IfxRNTNI1GwlSoTLmF4=; b=HcJ4SV5j8wRIQ30WuFJ1kyIBp+VLUx9DLiG8XA0Dcl9AI17pgKcXFd+erhwMV+gncc Ive+On2W7TIDOz/PpCSEGPgP7NqOrq196AIq1oCZHkeYSrmit63iHVyBe47ASMRIg0mC yldex3q86CUwk+LuE5GeZkOChfsixy81kjkxC+xwVGhbgEe8xICAgNgkyDtQMEqItQ+R KT5fUpu8er4tN6zTqlw5tr593wociLnghGCZnKv881nCM525/G5NHmQ8lHayEEyYRj3z MvSwfCuykR2PlXskKCaGBvQqZgU6zB+vds8k18UuNjwsQ2nkOP2q31VLo21s6P0MbLmV zFGQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773260264; x=1773865064; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=s0pCDmC7QmjeiaXxXJ9e3qn6IfxRNTNI1GwlSoTLmF4=; b=IJ14yjniJEnhpHXyYdoR6gWUfuX3AiRK6QLIqxMQtWfP26Hvw8JuHiucfEIMqLGOVP pNAx8OxbcslQ4LhIZhPlJUeEykd3jbWHp6If4FbEZ6SzRtPCdvv0qVaiPTZTnI3UlCV6 JO6jbqH3Udt36LuvMPY/8PgT2HoDJMLIMtKhcsSkkU0qL/hPBW4RVo/RzLQWmNVwOb14 /8wHrfWt+ETYeaGpcpG+6BN7qG4Wo43tIX+HJyYMw4yCEvaZOTz+MG+u2d1Ku38zx2N4 w/6SHMWY6eGruyRnFd8SV5CxJ3E3fSaNY3lOX52ctmpURjOgU9xyovbbXeKdUuHnxZ9I 2oYg== X-Forwarded-Encrypted: i=1; AJvYcCVnNwAJCCf8/zHAhPi11B/gKTzbOiLZGcngjU/2H7Vq/pz+TyZmiNGh41lV5idBcJzkGjNj818smG8z3N4=@vger.kernel.org X-Gm-Message-State: AOJu0YyoTGEk5AwlxWCyArA60aMDUQL8I8WrWdFYgEYUuS5E82rXeHCQ 0lpPwmJUc+2tSEsS8OC9L/nE4pc5mIr0xVX8+0E7ulf3AfCGXtfGcARSTqByLmtvtWfwKb7q0Xj 82bQfzR6FwtFRXvRlMid8QXjnQrb5sqBA6Z8mBR40J6/PNp7TI46FWS603I1CdnPf9AE= X-Gm-Gg: ATEYQzxaxgYWbVclK/7yWE51wpl3BAOYUM/6NKvWJoxxwQgwgSOAKHj/gfRDQhdj2K9 TrKKvhLiZYSipjGjCFbSpm+yIMbFxTPFslOz2cXWf1PrIOd5RoFau9gZQAIF+Ct0E30mc8lyiCS AcuV5We628gd2RoIqyVW6fKheCVjMuDlI+0r8/x1pgvB0jz4jzvook8EyEaIiqFk6NojgLY8f7o 0WLf7ahx+3mPCMb8166m7ldssB8IKg6cyIpoFYm2Tj3pKneMpCnOvrs/KAAJktAkX9GcaKblplt RDvVB8niG0tEcKcY/QjhNO/BW5wxykD2CVy0sb+dZLHq3yjRalkyZQ8awkNgEOEdNz+AqyO+Bnb pOBehEb2EHYsYOWG4IljOwQgE5EYQPF13hVELuUlxnxiP X-Received: by 2002:a05:620a:4009:b0:8c7:a53:4d17 with SMTP id af79cd13be357-8cda1955188mr518427785a.21.1773260263949; Wed, 11 Mar 2026 13:17:43 -0700 (PDT) X-Received: by 2002:a05:620a:4009:b0:8c7:a53:4d17 with SMTP id af79cd13be357-8cda1955188mr518424985a.21.1773260263444; Wed, 11 Mar 2026 13:17:43 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4854b65fd3dsm79257255e9.10.2026.03.11.13.17.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Mar 2026 13:17:42 -0700 (PDT) From: Krzysztof Kozlowski Date: Wed, 11 Mar 2026 21:17:28 +0100 Subject: [PATCH 4/7] drm/msm/hdmi: Consistently use u32 instead of uint32_t Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260311-drm-msm-hdmi-cleanup-v1-4-c5535245f6de@oss.qualcomm.com> References: <20260311-drm-msm-hdmi-cleanup-v1-0-c5535245f6de@oss.qualcomm.com> In-Reply-To: <20260311-drm-msm-hdmi-cleanup-v1-0-c5535245f6de@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=5244; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=7SE5vZDOstE9Xf57n1Jrye22q6OMfp45ac26O+8OlYc=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpsc3ZlABg923DtFNon4w7UtYzxE++UxZpN1mdD yYuM/d9b9aJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCabHN2QAKCRDBN2bmhouD 14BwEACOMpajqkKm0bcmSBekvIusi9wH5gcwyc8sWh/klCtx2IY0PKfVTCt/W9zcuY9KHBRglJQ E+5YNfhuImlHKXwBZjN3LLAt07y02QiuuVTe7bSpPpJyPhN5/Yvkx4IEd53BMDiq6RXzpD1PtF5 //gPF8qo8XhGHrDmvHki5m2mjDNLNJu/vXpecnAoxZ+1KcM4IveElIZQ4rZpspt2RD8UrSSUrER L49DTobbLz5iqdMhfz8gGTdUjaNmcq8xOmoDeILoQbnCHcO+wG4LKxdZHwC4s9aHShJchhA5hjg ccX1xFRzdV9mkcvOfVYHAHaZh1JB04iYrbm2/TJAWFKV3fCevw7aOq3eLJ6z+Q8zzOi1c758dda Y/XBS1QOHKI+DZKOk2ICy9KBPnZzWk0qUzT6UelQaSsP/01fLOYTEPjyawXCBSC3V7bbHC0NzHZ u3kVVgB8155HW9CIx8mQBHQzA7UxR74j+d8UlfWqDJPdL2KX0UVAxVf0NftlPnkbBS7td77mL+z C5l2lCZ/95TPoKkDBb3pn9aueF+4mtZRt9ooFXjSbHml0LBDOfVY530cWhAw1DvVvjDr2aw5emA 5/Nh9/03wXoOoFlAlwZzBzU4eEBCyjGzyIYh4ThZ6SfuxqcyUs4s5EoEYkLBbvL8tVQTmNkmLgl y5KnMXGp4XTQzfg== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-GUID: Bgj_XAhIKnxX2bsm4tLEhUdUBWllIgqa X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzExMDE3MSBTYWx0ZWRfXw4p+OyvCncSc hYlGcBX4WjqftAm/he3Iyx7EHrZxZjyKARStR1bqJAk1Dxr7qVsAF+OXtI+VkuGVhMvU7+5jKtk aBi6CbipexB/fc6+Y3OaeV6aZsuJG6F0CkE3DyzG0trFUFB+IeX6Iq3tHZfVV5/0mf2TWYtyK6/ +uXWXhHnM/XKSK1U9bux7SEG9XrO9jBthGsPGFk+1g/pQg326vdA5OBuw0mn3CAqSmqCThYCzvZ YvFfMk2yZS+zT3BtYTZF+K2ZeoaQ62sw8aIRSkYoeVVLprDwrz7s6RuZB+6SQEGT8W8ORDq2fIM NNHyniyJwoTsytyHehWXZDF+Y8B2Hqry5VGGVTOjpib9/KvzBuLMepIAyMhoJxIJhNjSDZhzCnK hzd3VLan7FPNr6tlgi/CVP3vXpHXuXN1/83V4+kQ81WAH9ey3s0t0xSC/yWKjpNKd9Bs2uPoQmt NtMmg5IF1DFCNfVbYFQ== X-Proofpoint-ORIG-GUID: Bgj_XAhIKnxX2bsm4tLEhUdUBWllIgqa X-Authority-Analysis: v=2.4 cv=TtLrRTXh c=1 sm=1 tr=0 ts=69b1cde9 cx=c_pps a=qKBjSQ1v91RyAK45QCPf5w==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=-BdNwxT8-gaB3-AsIdYA:9 a=QEXdDO2ut3YA:10 a=NFOGd7dJGGMPyQGDc5-O:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-11_02,2026-03-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 priorityscore=1501 bulkscore=0 adultscore=0 impostorscore=0 lowpriorityscore=0 malwarescore=0 clxscore=1015 suspectscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603110171 Linux coding style asks to use kernel types like u32 instead of uint32_t and code already has it in other places, so unify the remaining pieces. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/hdmi/hdmi.c | 2 +- drivers/gpu/drm/msm/hdmi/hdmi_audio.c | 5 ++--- drivers/gpu/drm/msm/hdmi/hdmi_bridge.c | 4 ++-- drivers/gpu/drm/msm/hdmi/hdmi_hpd.c | 4 ++-- drivers/gpu/drm/msm/hdmi/hdmi_i2c.c | 12 ++++++------ 5 files changed, 13 insertions(+), 14 deletions(-) diff --git a/drivers/gpu/drm/msm/hdmi/hdmi.c b/drivers/gpu/drm/msm/hdmi/hdm= i.c index 03aa29dbb2f5..06cb0247eb7e 100644 --- a/drivers/gpu/drm/msm/hdmi/hdmi.c +++ b/drivers/gpu/drm/msm/hdmi/hdmi.c @@ -20,7 +20,7 @@ =20 void msm_hdmi_set_mode(struct hdmi *hdmi, bool power_on) { - uint32_t ctrl =3D 0; + u32 ctrl =3D 0; unsigned long flags; =20 spin_lock_irqsave(&hdmi->reg_lock, flags); diff --git a/drivers/gpu/drm/msm/hdmi/hdmi_audio.c b/drivers/gpu/drm/msm/hd= mi/hdmi_audio.c index d9a8dc9dae8f..249c167ab04d 100644 --- a/drivers/gpu/drm/msm/hdmi/hdmi_audio.c +++ b/drivers/gpu/drm/msm/hdmi/hdmi_audio.c @@ -17,8 +17,7 @@ int msm_hdmi_audio_update(struct hdmi *hdmi) { struct hdmi_audio *audio =3D &hdmi->audio; bool enabled =3D audio->enabled; - uint32_t acr_pkt_ctrl, vbi_pkt_ctrl, aud_pkt_ctrl; - uint32_t audio_config; + u32 acr_pkt_ctrl, vbi_pkt_ctrl, aud_pkt_ctrl, audio_config; =20 if (!hdmi->connector->display_info.is_hdmi) return -EINVAL; @@ -43,7 +42,7 @@ int msm_hdmi_audio_update(struct hdmi *hdmi) acr_pkt_ctrl &=3D ~HDMI_ACR_PKT_CTRL_SELECT__MASK; =20 if (enabled) { - uint32_t n, cts, multiplier; + u32 n, cts, multiplier; enum hdmi_acr_cts select; =20 drm_hdmi_acr_get_n_cts(hdmi->pixclock, audio->rate, &n, &cts); diff --git a/drivers/gpu/drm/msm/hdmi/hdmi_bridge.c b/drivers/gpu/drm/msm/h= dmi/hdmi_bridge.c index 9b7012692ece..a9eb6489c520 100644 --- a/drivers/gpu/drm/msm/hdmi/hdmi_bridge.c +++ b/drivers/gpu/drm/msm/hdmi/hdmi_bridge.c @@ -356,7 +356,7 @@ static void msm_hdmi_set_timings(struct hdmi *hdmi, const struct drm_display_mode *mode) { int hstart, hend, vstart, vend; - uint32_t frame_ctrl; + u32 frame_ctrl; =20 hstart =3D mode->htotal - mode->hsync_start; hend =3D mode->htotal - mode->hsync_start + mode->hdisplay; @@ -409,7 +409,7 @@ static const struct drm_edid *msm_hdmi_bridge_edid_read= (struct drm_bridge *bridg struct hdmi_bridge *hdmi_bridge =3D to_hdmi_bridge(bridge); struct hdmi *hdmi =3D hdmi_bridge->hdmi; const struct drm_edid *drm_edid; - uint32_t hdmi_ctrl; + u32 hdmi_ctrl; =20 hdmi_ctrl =3D hdmi_read(hdmi, REG_HDMI_CTRL); hdmi_write(hdmi, REG_HDMI_CTRL, hdmi_ctrl | HDMI_CTRL_ENABLE); diff --git a/drivers/gpu/drm/msm/hdmi/hdmi_hpd.c b/drivers/gpu/drm/msm/hdmi= /hdmi_hpd.c index 114b0d507700..2cccd9062584 100644 --- a/drivers/gpu/drm/msm/hdmi/hdmi_hpd.c +++ b/drivers/gpu/drm/msm/hdmi/hdmi_hpd.c @@ -65,7 +65,7 @@ void msm_hdmi_hpd_enable(struct drm_bridge *bridge) struct hdmi_bridge *hdmi_bridge =3D to_hdmi_bridge(bridge); struct hdmi *hdmi =3D hdmi_bridge->hdmi; struct device *dev =3D &hdmi->pdev->dev; - uint32_t hpd_ctrl; + u32 hpd_ctrl; int ret; unsigned long flags; =20 @@ -125,7 +125,7 @@ void msm_hdmi_hpd_irq(struct drm_bridge *bridge) { struct hdmi_bridge *hdmi_bridge =3D to_hdmi_bridge(bridge); struct hdmi *hdmi =3D hdmi_bridge->hdmi; - uint32_t hpd_int_status, hpd_int_ctrl; + u32 hpd_int_status, hpd_int_ctrl; =20 /* Process HPD: */ hpd_int_status =3D hdmi_read(hdmi, REG_HDMI_HPD_INT_STATUS); diff --git a/drivers/gpu/drm/msm/hdmi/hdmi_i2c.c b/drivers/gpu/drm/msm/hdmi= /hdmi_i2c.c index 6b9265159195..4a4a2cf90234 100644 --- a/drivers/gpu/drm/msm/hdmi/hdmi_i2c.c +++ b/drivers/gpu/drm/msm/hdmi/hdmi_i2c.c @@ -40,8 +40,8 @@ static int ddc_clear_irq(struct hdmi_i2c_adapter *hdmi_i2= c) { struct hdmi *hdmi =3D hdmi_i2c->hdmi; struct drm_device *dev =3D hdmi->dev; - uint32_t retry =3D 0xffff; - uint32_t ddc_int_ctrl; + u32 retry =3D 0xffff; + u32 ddc_int_ctrl; =20 do { --retry; @@ -71,7 +71,7 @@ static bool sw_done(struct hdmi_i2c_adapter *hdmi_i2c) struct hdmi *hdmi =3D hdmi_i2c->hdmi; =20 if (!hdmi_i2c->sw_done) { - uint32_t ddc_int_ctrl; + u32 ddc_int_ctrl; =20 ddc_int_ctrl =3D hdmi_read(hdmi, REG_HDMI_DDC_INT_CTRL); =20 @@ -92,13 +92,13 @@ static int msm_hdmi_i2c_xfer(struct i2c_adapter *i2c, struct hdmi_i2c_adapter *hdmi_i2c =3D to_hdmi_i2c_adapter(i2c); struct hdmi *hdmi =3D hdmi_i2c->hdmi; struct drm_device *dev =3D hdmi->dev; - static const uint32_t nack[] =3D { + static const u32 nack[] =3D { HDMI_DDC_SW_STATUS_NACK0, HDMI_DDC_SW_STATUS_NACK1, HDMI_DDC_SW_STATUS_NACK2, HDMI_DDC_SW_STATUS_NACK3, }; int indices[MAX_TRANSACTIONS]; int ret, i, j, index =3D 0; - uint32_t ddc_status, ddc_data, i2c_trans; + u32 ddc_status, ddc_data, i2c_trans; =20 num =3D min(num, MAX_TRANSACTIONS); =20 @@ -119,7 +119,7 @@ static int msm_hdmi_i2c_xfer(struct i2c_adapter *i2c, =20 for (i =3D 0; i < num; i++) { struct i2c_msg *p =3D &msgs[i]; - uint32_t raw_addr =3D p->addr << 1; + u32 raw_addr =3D p->addr << 1; =20 if (p->flags & I2C_M_RD) raw_addr |=3D 1; --=20 2.51.0