From nobody Wed Apr 8 04:39:33 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0BF6A3D5255 for ; Tue, 10 Mar 2026 17:38:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773164339; cv=none; b=LuGr/SKyqZMvsTyS6v5DQWLz1n/D4C4ULGkTA1i0PlNaMga8HnzUE1y6DWFCy8Hq8cR9hr4IAaTGrI+mTGoTMPD2Y9Lr5GlI/eYcsUXODQ6mORMrUoWckkkzq9NIZrC6heAgVKL2SwcEnkbmbzkKlq6KF+hh0GFmtLAwV1QZqt4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773164339; c=relaxed/simple; bh=S9MVxUdttG8o05atQZl0YpqlKZSWRqYDbcQVO9DdmqI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NtxgVAGINiopJmmgwnbwCxQur2PEW2ORr9/xobiJMXfFK570HVngBqMIjD/lEtZdzE/3DdwpbVJk3j3tP/figbOVQCiaRIdn859eFasNTe8b79pyloxRnvSDNnz/GZU00zJKG6gq+mzOyG5ly2dKORpBSXPgqkUdfHxDH5byjrk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ewLvNoc0; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ewLvNoc0" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-485392de558so15210155e9.1 for ; Tue, 10 Mar 2026 10:38:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773164336; x=1773769136; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=oS709NAGhf0disYguyiNmVG2M10QAbrxgrjPR1Vq2C0=; b=ewLvNoc0BThiNen9C9AyQgb1gg5Om0ZAeF3VMLDfV0aRqXZMguH83n2MW3AG0RFZLX jOnVERQ03zRqPkFEMLYrPK9at5BUQdrzREQ7s+RBlSgLIASXF5qXib6xpNHxMG9EV0vp 1GMQ+Pr1cqO+/+rRCHPVfSzzO0hXa9H8Yh2xhV8iHSUVB953jqGVqdmacmarGAxY2GEa BFalMKDzazmzF29Fp6KGFnaRxirBc9IN5Qe5ecIETNcCawbKbqIwzgBEa9K7Vls9tYfi fD4xzgCFKW2qObmZwHPY8Rk7JT4mKEYx/qPGigJCR3zY3uD3WCCgtfio3L54KySq4OPg 1Ybg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773164336; x=1773769136; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=oS709NAGhf0disYguyiNmVG2M10QAbrxgrjPR1Vq2C0=; b=NDNDquvbs1NYOGx4saHC/JZ6fpPMBsTTIefRvzAJk4OBW68RJdfb5gAy25Xb6Iv/4d jH7KpViosAAoR3UWD9KoxSqi+aZfH/7TaIa0Yhz2+9GItDEnGAY+myFSpKJrMIFY+JrI uw5V1d1LANm/VwHmwVemeLkVB0kIWiVX8z7wGpmjb7BbxH9XwZo/vaV41b4Ndvorbyqh Uj+9vKr+kMwotqIDcVYlDMmWHNWIXXRTX694WIeinrvP6Q0UW7y5iIOxMXTUhiWnUiME 2/QaQo1DW7oD300d9FVQdp4/AMJv9J7LQ/IRoNL0IFL7y3lAlx1wE573FEczwB/vjvp5 c8Iw== X-Forwarded-Encrypted: i=1; AJvYcCWt842A1oficRfCSN1Z5bIrtOcYZD0iZEzWwdtP2Kg0vmAKw5/6/dTtC0ySmUyReAIMGY9Wxn6KvtMHhdI=@vger.kernel.org X-Gm-Message-State: AOJu0Yw0dYVGOmUP6j8YZPn26j74L5Deal2q09iNE0diBFSiDrGyb/dp vhbFWARVQYRwsUTEOcfOReWoaONO09MZ1B9QvX8ScNEshXJDRU+OsYr6 X-Gm-Gg: ATEYQzx70b4fhu9u5cWspjGk3QzYHnM1ZqyS4UC5ncknR6XoiDWY55OMxG7TrxvAQ6M aUoLDGWV5TTZTGfSJlSjjwpPO8qAWrZnJlyupSAIXz1Hclrl/1irzJZXwBerd60tY8cfkT7dK6u pbzBOalk/RAsdSRYxly/EosUpuhd8YbUkaFqeWlzY8PrJkmEN8ZdsuwQwPS6/TXXEVzWIbdKdWS MPpAci3Bn7K1vtOneqxrwJrLguyHTM/0tYHAuIP3E9SqT6c586+oKdCi/eDwgmtgIx/+1dYl6t8 WaAoDz8RfmtRAipo+YBGfdB/Q9u1dDxHESGXHVyiHPbz0ExSNaF6dF0NUF32izrMOcNGWdCDKc3 7Doqf1Ze/Cs0lukIfVEYCl6WXsCQdVVMhq33B++LH/CU2dFHbDFzuug0a40fvvhDsUtQvWxNkrs GS1FqK88+/Wl5XSxmysaUlMdo= X-Received: by 2002:a05:600c:46cc:b0:485:41c4:e2e4 with SMTP id 5b1f17b1804b1-48541c4e46fmr71576715e9.23.1773164336195; Tue, 10 Mar 2026 10:38:56 -0700 (PDT) Received: from nas.local ([2001:912:1ac0:1e00:c662:37ff:fe09:93df]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48541a900easm103239295e9.9.2026.03.10.10.38.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 10 Mar 2026 10:38:55 -0700 (PDT) From: Damien Dejean To: andrew@lunn.ch, krzk+dt@kernel.org, robh@kernel.org, kuba@kernel.org, maxime.chevallier@bootlin.com, pabeni@redhat.com Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, edumazet@google.com, davem@davemloft.net, hkallweit1@gmail.com, Damien Dejean Subject: [PATCH net-next v7 2/4] net: phy: realtek: add RTL8224 pair order support Date: Tue, 10 Mar 2026 18:38:44 +0100 Message-ID: <20260310173846.230923-3-dam.dejean@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260310173846.230923-1-dam.dejean@gmail.com> References: <20260310173846.230923-1-dam.dejean@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The RTL8224 has a register to configure a pair swap (from ABCD order to DCBA) providing PCB designers more flexbility when wiring the chip. The swap parameter has to be set correctly for each of the 4 ports before the chip can detect a link. After a reset, this register is (unfortunately) left in a random state, thus it has to be initialized. On most of the devices the bootloader does it once for all and we can rely on the value set, on some other it is not and the kernel has to do it. The MDI pair swap can be set in the device tree using the property enet-phy-pair-order. The property is set to 0 to keep the default order (ABCD), or 1 to reverse the pairs (DCBA). Signed-off-by: Damien Dejean --- drivers/net/phy/realtek/Kconfig | 1 + drivers/net/phy/realtek/realtek_main.c | 55 ++++++++++++++++++++++++++ 2 files changed, 56 insertions(+) diff --git a/drivers/net/phy/realtek/Kconfig b/drivers/net/phy/realtek/Kcon= fig index b05c2a1e9024..a741b34d193e 100644 --- a/drivers/net/phy/realtek/Kconfig +++ b/drivers/net/phy/realtek/Kconfig @@ -1,6 +1,7 @@ # SPDX-License-Identifier: GPL-2.0-only config REALTEK_PHY tristate "Realtek PHYs" + select PHY_PACKAGE help Currently supports RTL821x/RTL822x and fast ethernet PHYs =20 diff --git a/drivers/net/phy/realtek/realtek_main.c b/drivers/net/phy/realt= ek/realtek_main.c index 530b4e26d16e..ee3f7318e933 100644 --- a/drivers/net/phy/realtek/realtek_main.c +++ b/drivers/net/phy/realtek/realtek_main.c @@ -171,6 +171,8 @@ =20 #define RTL8224_SRAM_RTCT_LEN(pair) (0x8028 + (pair) * 4) =20 +#define RTL8224_VND1_MDI_PAIR_SWAP 0xa90 + #define RTL8366RB_POWER_SAVE 0x15 #define RTL8366RB_POWER_SAVE_ON BIT(12) =20 @@ -1820,6 +1822,57 @@ static int rtl8224_cable_test_get_status(struct phy_= device *phydev, bool *finish return rtl8224_cable_test_report(phydev, finished); } =20 +static int rtl8224_mdi_config_order(struct phy_device *phydev) +{ + struct device_node *np =3D phydev->mdio.dev.of_node; + u8 port_offset =3D phydev->mdio.addr & 3; + u32 order =3D 0; + int ret, val; + + ret =3D of_property_read_u32(np, "enet-phy-pair-order", &order); + + /* Do nothing in case the property is not present */ + if (ret =3D=3D -EINVAL) + return 0; + + if (ret) + return ret; + + if (order & ~1) + return -EINVAL; + + phy_lock_mdio_bus(phydev); + val =3D __phy_package_read_mmd(phydev, 0, MDIO_MMD_VEND1, + RTL8224_VND1_MDI_PAIR_SWAP); + if (val < 0) { + ret =3D val; + goto exit; + } + + if (order) + val |=3D (1 << port_offset); + else + val &=3D ~(1 << port_offset); + + ret =3D __phy_package_write_mmd(phydev, 0, MDIO_MMD_VEND1, + RTL8224_VND1_MDI_PAIR_SWAP, val); +exit: + phy_unlock_mdio_bus(phydev); + return ret; +} + +static int rtl8224_config_init(struct phy_device *phydev) +{ + return rtl8224_mdi_config_order(phydev); +} + +static int rtl8224_probe(struct phy_device *phydev) +{ + /* Chip exposes 4 ports, join all of them in the same package */ + return devm_phy_package_join(&phydev->mdio.dev, phydev, + phydev->mdio.addr & ~3, 0); +} + static bool rtlgen_supports_2_5gbps(struct phy_device *phydev) { int val; @@ -2395,6 +2448,8 @@ static struct phy_driver realtek_drvs[] =3D { PHY_ID_MATCH_EXACT(0x001ccad0), .name =3D "RTL8224 2.5Gbps PHY", .flags =3D PHY_POLL_CABLE_TEST, + .probe =3D rtl8224_probe, + .config_init =3D rtl8224_config_init, .get_features =3D rtl822x_c45_get_features, .config_aneg =3D rtl822x_c45_config_aneg, .read_status =3D rtl822x_c45_read_status, --=20 2.47.3