From nobody Thu Apr 9 09:48:28 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 057303C199D for ; Tue, 10 Mar 2026 05:50:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773121852; cv=none; b=r9xTSsaE9v1qGIj+/vcxisioZC++LUpS3WJRs7X/5Ir9qDhy/4JQAJMyiOIlX7LrbFIOrUe7WmHW7vi9f9rKOYrtL/ZA6GeNI108qaBZvJJkbFupaMM/0aonMgytiwXX2L+WyeZ9uvQPSiq8J7fWJKr548fKvDE6QI8L7VEqAlI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773121852; c=relaxed/simple; bh=M+37TE7cJrKeBgcrrFnlMNLpxGpEvoWD+DOgRbfsVLY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Ahmx417icCLN0EPaOvnZt7uoG6jY1LSZU3QxnlsI4z0nTKEUNjDeWdjjJTN5y4WCrQAlXJQ5St8uFZHD6lCG84UMk51oLiViaG+dwC9KGCk8nS279rr7j6duxfPtkL3XTkjlBF1QLKKGL4V1AN/RvZsI/vNzjbTgnbx4Bbd20kA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=WSS5V6i0; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=c6lNo6IV; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="WSS5V6i0"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="c6lNo6IV" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62A2EGIP246777 for ; Tue, 10 Mar 2026 05:50:42 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=sXrVRRi9afR AN+yLGBmnpUZgDG7c6wXkm98IyxN80zc=; b=WSS5V6i0h6sF1lY6GH/VkzTCyz1 MU3tDP1yYYGTe04K6KdcZThlKM1S6ZMHPhYuBOiMye9aPYOaOFJMbZKme2sbyPP4 9dU//Sk0zFXSowH+QpcjPa4pm0hwE9imQ4qwLQVF4H4ykhHDGNT6JeUse0xhHbHU AOMdlNltL/fSzGhCf8sGhfc+gLwJQU8v6vj+tcQz9+aA8Nk4bIGk5AZWdh63HNWy B7PVgbAHloY19oFqR6D7d8sKkKDKgFE4jnItesM2L0E8fRp9VE3AYGzi/uHGpIJq GOnjGUj5lF51hMVTmrm9b4SldvzawOjPa/dCzooQbn4WzUPfFDWK0+PKD7g== Received: from mail-oa1-f70.google.com (mail-oa1-f70.google.com [209.85.160.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ct880103c-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 10 Mar 2026 05:50:41 +0000 (GMT) Received: by mail-oa1-f70.google.com with SMTP id 586e51a60fabf-4171fdb5a67so17564521fac.0 for ; Mon, 09 Mar 2026 22:50:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773121841; x=1773726641; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=sXrVRRi9afRAN+yLGBmnpUZgDG7c6wXkm98IyxN80zc=; b=c6lNo6IVU4WUgHmXlX25ld/fqHdAsTG83OhwVZ5RuNBJyyNMALyg6UTj12ZOk/pP1p F0xqBjSUS6rhU33YeWz4zrCBeVCbOjuDqyDuc8PQye1haxY9ybr3D1rMMNPJWOi3UB8l E1eqFIgALW+8bYwi+nimGXALTR8WeoKq8z3IlMzS5daZNHeJPOASXfAmLn1yGYdiDDrK yLj8+sC850CNzaMLsJ7rqK9sKE0TKUDG/BlFulAIqnrb7oXP4joRWwFS767kg8ZcwgLA hR3O9WH2CJKU/SJIgHw4JmXKAM1oE3BSDO9J6bPBWdKVd+AWOl7X0brIn34CCmvzShOc XRBA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773121841; x=1773726641; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=sXrVRRi9afRAN+yLGBmnpUZgDG7c6wXkm98IyxN80zc=; b=tJ8WHHcDeFaIt1AfN8AI2C+GUOgir8FrEWaiRHn1AuuaGlMej2vYLcoRGWyo4YBGTg TOeCY/UDJu4a2vVRNpGyNUr4xJjzvCzXBiG3XakcYkzeEpJ2ycd3AOQ/AityV4joQC3B 46FDrMyT6147EkigywcBf6fjramP4mRGl84tByeqzyRBKAXDHWlbuhnUr6qlwq2AQQ35 B/FSLzSAJ1ZnJ2JHQ2c8OGQMxkU/3o891PWZj0jNRcdAJW7J2/YXbqsXEhDeXmuQzHXI E6ZTWsAV3NJ9sdZaQjAmxMb/RK3ACH7+aYv2zZ8qPy7RFv3ivzNfB1COUUwD63ix8Iy/ o+5A== X-Forwarded-Encrypted: i=1; AJvYcCXeipvm9bPzYQ7QeFVW8ODJbOm9bLGqVSKFMaaBUuAe86PHCuWL7lQlF2h4MXGViRlxAdbsSvFA3tVwb0Y=@vger.kernel.org X-Gm-Message-State: AOJu0YyUJ0pwYTGAwCtRSosMZEk4IfeQ6D/2XrBueg/8796JoUk2mh7q aGPTUrGlzWjt7AfUqz6amUDWdRaslhPVWPd2gcP7x+klW7wnxfCNBb736dZg9J76XzmV70G18m9 Kx8xcNgUq68rUe2MHscIJ4AKK+nzSe8ccsJIsyRqRqyG8BhlwpJfxe/R3dAkMXq7EyiI= X-Gm-Gg: ATEYQzyJgtK4pQODJzi8b8mj2sbtXSyDYIwyp9tVaUq4pRSLa5+1Ku52ECdjlFraUYl 8j69ppprgS1Z3hIOMzKXGFZi0dkzSoL3kJHeV3jsr9cKYzEwRYIfX2TH/JsoHjzVOXZZ7qGVSO/ kVLXpLjh/E2oI/LdOg9YLPlR9lXm+wj/hGU4nQ/xdc/IeIvGi8Gk7FeMBiWsrz2CiWEQV08E6fa DhN0qd2wMCrVTKQ54NCBj9ScR9haB0AS8fOPLegC4QAS7he7pd5qNTtLGf5gwzG0SEe4VYnPVPK mUf5CDT0lbOj9qzmT0ktad0+6LmlBJjg3FcIfVSehdIj0+yIvjt3N12LMWPAxtbyBznho1L6gHT FPvDfk99yBMvb5qRf+B8DnvdfakAa1O5qmBK6Uthr/2eahuSOid4uGfgi9olgNl9VIBG/mocioj hbDuNwSKVN7A== X-Received: by 2002:a05:6870:510:b0:417:4f7c:4ec with SMTP id 586e51a60fabf-4174f7c5685mr1759764fac.15.1773121840937; Mon, 09 Mar 2026 22:50:40 -0700 (PDT) X-Received: by 2002:a05:6870:510:b0:417:4f7c:4ec with SMTP id 586e51a60fabf-4174f7c5685mr1759757fac.15.1773121840422; Mon, 09 Mar 2026 22:50:40 -0700 (PDT) Received: from hu-ggarmidi-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 586e51a60fabf-41756d4c581sm1487020fac.10.2026.03.09.22.50.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Mar 2026 22:50:40 -0700 (PDT) From: Gopikrishna Garmidi To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, sibi.sankar@oss.qualcomm.com, pankaj.patil@oss.qualcomm.com, rajendra.nayak@oss.qualcomm.com, Gopikrishna Garmidi Subject: [PATCH 2/3] arm64: dts: qcom: Commonize Glymur CRD DTSI Date: Mon, 9 Mar 2026 22:49:46 -0700 Message-Id: <20260310054947.2114445-3-gopikrishna.garmidi@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260310054947.2114445-1-gopikrishna.garmidi@oss.qualcomm.com> References: <20260310054947.2114445-1-gopikrishna.garmidi@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzEwMDA0NiBTYWx0ZWRfX17h75nUIOYIa Invk4Ke4aZ1jkX5rM6+kUbtch5DkYeG+x7pMlURkZrZzp/gHzeXkToA254yL5e45iHIz+IC4Zbs MRyIYvmO1pMiAbfJI5CPew1pA8M1ukDzWdDaNxDA+gC8z8y7IAKpoqj57aFI5RNoOzO6FcyOcHE 40U8/X49RBtyA4JMzWgRxP3TN2VdkBuzkv5fZGGtbAXgNeKvjkzIMWI553JyOV11EPZ6DG3oAXp o/6imELrxTWCuvc9J4Qa5YXV7yQiubdFhK4AXo7dOOaRhTr6JdzQpeN+IZJm7+tXcHLwNIsnc3k Z8VOY/WlNa5gY9GG2GXSY3yVKjZf4qac+pxveH13emWvAPPy/KUkfQ48onm/mchknLctljmPD3J EMP10EEpeb8FVHs9W47WfmhC3w+1LlnzMi5HnfzQzM0ATx4wjxLpAxmGS1QyeUBswIhor7eTtBf BcSXwIuwR3g0upgNdqw== X-Proofpoint-GUID: tTcDY5Xnaz270KOI64YVJXpwbnIHeJet X-Authority-Analysis: v=2.4 cv=Jtf8bc4C c=1 sm=1 tr=0 ts=69afb131 cx=c_pps a=nSjmGuzVYOmhOUYzIAhsAg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=Lx9aQ9xY3w96JebXmp4A:9 a=1zu1i0D7hVQfj8NKfPKu:22 X-Proofpoint-ORIG-GUID: tTcDY5Xnaz270KOI64YVJXpwbnIHeJet X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-10_01,2026-03-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 adultscore=0 malwarescore=0 priorityscore=1501 phishscore=0 impostorscore=0 bulkscore=0 clxscore=1015 spamscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603100046 Content-Type: text/plain; charset="utf-8" Commonize the existing Glymur DTSI to allow reuse across the different Glymur SKUs. Also leave PCIe3b nodes disabled until the PCIe3b PHY init sequence support gets added, since it's disabled at the UEFI level by default. Signed-off-by: Gopikrishna Garmidi --- arch/arm64/boot/dts/qcom/glymur-crd.dts | 586 +----------------- .../qcom/{glymur-crd.dts =3D> glymur-crd.dtsi} | 7 - 2 files changed, 1 insertion(+), 592 deletions(-) copy arch/arm64/boot/dts/qcom/{glymur-crd.dts =3D> glymur-crd.dtsi} (99%) diff --git a/arch/arm64/boot/dts/qcom/glymur-crd.dts b/arch/arm64/boot/dts/= qcom/glymur-crd.dts index 877945319012..0efd9e27c82f 100644 --- a/arch/arm64/boot/dts/qcom/glymur-crd.dts +++ b/arch/arm64/boot/dts/qcom/glymur-crd.dts @@ -6,593 +6,9 @@ /dts-v1/; =20 #include "glymur.dtsi" -#include "pmcx0102.dtsi" /* SPMI0: SID-2/3 SPMI1: SID-2/3 */ -#include "pmh0101.dtsi" /* SPMI0: SID-1 */ -#include "pmh0110-glymur.dtsi" /* SPMI0: SID-5/7 SPMI1: SID-5 */ -#include "pmh0104-glymur.dtsi" /* SPMI0: SID-8/9 SPMI1: SID-11 */ -#include "pmk8850.dtsi" /* SPMI0: SID-0 */ -#include "smb2370.dtsi" /* SPMI2: SID-9/10/11 */ +#include "glymur-crd.dtsi" =20 / { model =3D "Qualcomm Technologies, Inc. Glymur CRD"; compatible =3D "qcom,glymur-crd", "qcom,glymur"; - - aliases { - serial0 =3D &uart21; - serial1 =3D &uart14; - i2c0 =3D &i2c0; - i2c1 =3D &i2c4; - i2c2 =3D &i2c5; - spi0 =3D &spi18; - }; - - chosen { - stdout-path =3D "serial0:115200n8"; - }; - - clocks { - xo_board: xo-board { - compatible =3D "fixed-clock"; - clock-frequency =3D <38400000>; - #clock-cells =3D <0>; - }; - - sleep_clk: sleep-clk { - compatible =3D "fixed-clock"; - clock-frequency =3D <32000>; - #clock-cells =3D <0>; - }; - }; - - gpio-keys { - compatible =3D "gpio-keys"; - - pinctrl-0 =3D <&key_vol_up_default>; - pinctrl-names =3D "default"; - - key-volume-up { - label =3D "Volume Up"; - linux,code =3D ; - gpios =3D <&pmh0101_gpios 6 GPIO_ACTIVE_LOW>; - debounce-interval =3D <15>; - linux,can-disable; - wakeup-source; - }; - }; - - vreg_nvme: regulator-nvme { - compatible =3D "regulator-fixed"; - - regulator-name =3D "VREG_NVME_3P3"; - regulator-min-microvolt =3D <3300000>; - regulator-max-microvolt =3D <3300000>; - - gpio =3D <&pmh0101_gpios 14 GPIO_ACTIVE_HIGH>; - enable-active-high; - - pinctrl-0 =3D <&nvme_reg_en>; - pinctrl-names =3D "default"; - - regulator-boot-on; - }; - - vreg_nvmesec: regulator-nvmesec { - compatible =3D "regulator-fixed"; - - regulator-name =3D "VREG_NVME_SEC_3P3"; - regulator-min-microvolt =3D <3300000>; - regulator-max-microvolt =3D <3300000>; - - gpio =3D <&pmh0110_f_e1_gpios 14 GPIO_ACTIVE_HIGH>; - enable-active-high; - - pinctrl-0 =3D <&nvme_sec_reg_en>; - pinctrl-names =3D "default"; - - regulator-boot-on; - }; - - vreg_wlan: regulator-wlan { - compatible =3D "regulator-fixed"; - - regulator-name =3D "VREG_WLAN_3P3"; - regulator-min-microvolt =3D <3300000>; - regulator-max-microvolt =3D <3300000>; - - gpio =3D <&tlmm 94 GPIO_ACTIVE_HIGH>; - enable-active-high; - - pinctrl-0 =3D <&wlan_reg_en>; - pinctrl-names =3D "default"; - - regulator-boot-on; - }; - - vreg_wwan: regulator-wwan { - compatible =3D "regulator-fixed"; - - regulator-name =3D "VREG_WWAN_3P3"; - regulator-min-microvolt =3D <3300000>; - regulator-max-microvolt =3D <3300000>; - - gpio =3D <&tlmm 246 GPIO_ACTIVE_HIGH>; - enable-active-high; - - pinctrl-0 =3D <&wwan_reg_en>; - pinctrl-names =3D "default"; - }; -}; - -&apps_rsc { - regulators-0 { - compatible =3D "qcom,pmh0101-rpmh-regulators"; - qcom,pmic-id =3D "B_E0"; - - vreg_bob1_e0: bob1 { - regulator-name =3D "vreg_bob1_e0"; - regulator-min-microvolt =3D <2200000>; - regulator-max-microvolt =3D <4224000>; - regulator-initial-mode =3D ; - }; - - vreg_bob2_e0: bob2 { - regulator-name =3D "vreg_bob2_e0"; - regulator-min-microvolt =3D <2540000>; - regulator-max-microvolt =3D <3600000>; - regulator-initial-mode =3D ; - }; - - vreg_l1b_e0_1p8: ldo1 { - regulator-name =3D "vreg_l1b_e0_1p8"; - regulator-min-microvolt =3D <1800000>; - regulator-max-microvolt =3D <1800000>; - regulator-initial-mode =3D ; - }; - - vreg_l2b_e0_2p9: ldo2 { - regulator-name =3D "vreg_l2b_e0_2p9"; - regulator-min-microvolt =3D <2904000>; - regulator-max-microvolt =3D <2904000>; - regulator-initial-mode =3D ; - }; - - vreg_l7b_e0_2p79: ldo7 { - regulator-name =3D "vreg_l7b_e0_2p79"; - regulator-min-microvolt =3D <2790000>; - regulator-max-microvolt =3D <2792000>; - regulator-initial-mode =3D ; - }; - - vreg_l8b_e0_1p50: ldo8 { - regulator-name =3D "vreg_l8b_e0_1p50"; - regulator-min-microvolt =3D <1504000>; - regulator-max-microvolt =3D <1504000>; - regulator-initial-mode =3D ; - }; - - vreg_l9b_e0_2p7: ldo9 { - regulator-name =3D "vreg_l9b_e0_2p7"; - regulator-min-microvolt =3D <2704000>; - regulator-max-microvolt =3D <2704000>; - regulator-initial-mode =3D ; - }; - - vreg_l10b_e0_1p8: ldo10 { - regulator-name =3D "vreg_l10b_e0_1p8"; - regulator-min-microvolt =3D <1800000>; - regulator-max-microvolt =3D <1800000>; - regulator-initial-mode =3D ; - }; - - vreg_l11b_e0_1p2: ldo11 { - regulator-name =3D "vreg_l11b_e0_1p2"; - regulator-min-microvolt =3D <1200000>; - regulator-max-microvolt =3D <1200000>; - regulator-initial-mode =3D ; - }; - - vreg_l12b_e0_1p14: ldo12 { - regulator-name =3D "vreg_l12b_e0_1p14"; - regulator-min-microvolt =3D <1144000>; - regulator-max-microvolt =3D <1144000>; - regulator-initial-mode =3D ; - }; - - vreg_l15b_e0_1p8: ldo15 { - regulator-name =3D "vreg_l15b_e0_1p8"; - regulator-min-microvolt =3D <1800000>; - regulator-max-microvolt =3D <1800000>; - regulator-initial-mode =3D ; - }; - - vreg_l17b_e0_2p4: ldo17 { - regulator-name =3D "vreg_l17b_e0_2p4"; - regulator-min-microvolt =3D <2400000>; - regulator-max-microvolt =3D <2700000>; - regulator-initial-mode =3D ; - }; - - vreg_l18b_e0_1p2: ldo18 { - regulator-name =3D "vreg_l18b_e0_1p2"; - regulator-min-microvolt =3D <1200000>; - regulator-max-microvolt =3D <1200000>; - regulator-initial-mode =3D ; - }; - }; - - regulators-1 { - compatible =3D "qcom,pmcx0102-rpmh-regulators"; - qcom,pmic-id =3D "C_E1"; - - vreg_l1c_e1_0p82: ldo1 { - regulator-name =3D "vreg_l1c_e1_0p82"; - regulator-min-microvolt =3D <832000>; - regulator-max-microvolt =3D <832000>; - regulator-initial-mode =3D ; - }; - - vreg_l2c_e1_1p14: ldo2 { - regulator-name =3D "vreg_l2c_e1_1p14"; - regulator-min-microvolt =3D <1144000>; - regulator-max-microvolt =3D <1144000>; - regulator-initial-mode =3D ; - }; - - vreg_l3c_e1_0p89: ldo3 { - regulator-name =3D "vreg_l3c_e1_0p89"; - regulator-min-microvolt =3D <890000>; - regulator-max-microvolt =3D <980000>; - regulator-initial-mode =3D ; - }; - - vreg_l4c_e1_0p72: ldo4 { - regulator-name =3D "vreg_l4c_e1_0p72"; - regulator-min-microvolt =3D <720000>; - regulator-max-microvolt =3D <720000>; - regulator-initial-mode =3D ; - }; - }; - - regulators-2 { - compatible =3D "qcom,pmh0110-rpmh-regulators"; - qcom,pmic-id =3D "F_E0"; - - vreg_s7f_e0_1p32: smps7 { - regulator-name =3D "vreg_s7f_e0_1p32"; - regulator-min-microvolt =3D <1320000>; - regulator-max-microvolt =3D <1352000>; - regulator-initial-mode =3D ; - }; - - vreg_s8f_e0_0p95: smps8 { - regulator-name =3D "vreg_s8f_e0_0p95"; - regulator-min-microvolt =3D <952000>; - regulator-max-microvolt =3D <1200000>; - regulator-initial-mode =3D ; - }; - - vreg_s9f_e0_1p9: smps9 { - regulator-name =3D "vreg_s9f_e0_1p9"; - regulator-min-microvolt =3D <1900000>; - regulator-max-microvolt =3D <2000000>; - regulator-initial-mode =3D ; - }; - - vreg_l2f_e0_0p82: ldo2 { - regulator-name =3D "vreg_l2f_e0_0p82"; - regulator-min-microvolt =3D <832000>; - regulator-max-microvolt =3D <832000>; - regulator-initial-mode =3D ; - }; - - vreg_l3f_e0_0p72: ldo3 { - regulator-name =3D "vreg_l3f_e0_0p72"; - regulator-min-microvolt =3D <720000>; - regulator-max-microvolt =3D <720000>; - regulator-initial-mode =3D ; - }; - - vreg_l4f_e0_0p3: ldo4 { - regulator-name =3D "vreg_l4f_e0_0p3"; - regulator-min-microvolt =3D <1080000>; - regulator-max-microvolt =3D <1200000>; - regulator-initial-mode =3D ; - }; - }; - - regulators-3 { - compatible =3D "qcom,pmh0110-rpmh-regulators"; - qcom,pmic-id =3D "F_E1"; - - vreg_s7f_e1_0p3: smps7 { - regulator-name =3D "vreg_s7f_e1_0p3"; - regulator-min-microvolt =3D <300000>; - regulator-max-microvolt =3D <1200000>; - regulator-initial-mode =3D ; - }; - - vreg_l1f_e1_0p82: ldo1 { - regulator-name =3D "vreg_l1f_e1_0p82"; - regulator-min-microvolt =3D <832000>; - regulator-max-microvolt =3D <832000>; - regulator-initial-mode =3D ; - }; - - vreg_l2f_e1_0p83: ldo2 { - regulator-name =3D "vreg_l2f_e1_0p83"; - regulator-min-microvolt =3D <832000>; - regulator-max-microvolt =3D <832000>; - regulator-initial-mode =3D ; - }; - - vreg_l4f_e1_1p08: ldo4 { - regulator-name =3D "vreg_l4f_e1_1p08"; - regulator-min-microvolt =3D <1080000>; - regulator-max-microvolt =3D <1320000>; - regulator-initial-mode =3D ; - }; - }; - - regulators-4 { - compatible =3D "qcom,pmh0110-rpmh-regulators"; - qcom,pmic-id =3D "H_E0"; - - vreg_l1h_e0_0p89: ldo1 { - regulator-name =3D "vreg_l1h_e0_0p89"; - regulator-min-microvolt =3D <832000>; - regulator-max-microvolt =3D <832000>; - regulator-initial-mode =3D ; - }; - - vreg_l2h_e0_0p72: ldo2 { - regulator-name =3D "vreg_l2h_e0_0p72"; - regulator-min-microvolt =3D <832000>; - regulator-max-microvolt =3D <832000>; - regulator-initial-mode =3D ; - }; - - vreg_l3h_e0_0p32: ldo3 { - regulator-name =3D "vreg_l3h_e0_0p32"; - regulator-min-microvolt =3D <320000>; - regulator-max-microvolt =3D <2000000>; - regulator-initial-mode =3D ; - }; - - vreg_l4h_e0_1p2: ldo4 { - regulator-name =3D "vreg_l4h_e0_1p2"; - regulator-min-microvolt =3D <1080000>; - regulator-max-microvolt =3D <1320000>; - regulator-initial-mode =3D ; - }; - }; -}; - -&pcie3b { - vddpe-3v3-supply =3D <&vreg_nvmesec>; - - pinctrl-0 =3D <&pcie3b_default>; - pinctrl-names =3D "default"; - - status =3D "okay"; -}; - -&pcie3b_phy { - vdda-phy-supply =3D <&vreg_l3c_e1_0p89>; - vdda-pll-supply =3D <&vreg_l2c_e1_1p14>; - - status =3D "okay"; -}; - -&pcie3b_port0 { - reset-gpios =3D <&tlmm 155 GPIO_ACTIVE_LOW>; - wake-gpios =3D <&tlmm 157 GPIO_ACTIVE_LOW>; -}; - -&pcie4 { - vddpe-3v3-supply =3D <&vreg_wlan>; - - pinctrl-0 =3D <&pcie4_default>; - pinctrl-names =3D "default"; - - status =3D "okay"; -}; - -&pcie4_phy { - vdda-phy-supply =3D <&vreg_l1c_e1_0p82>; - vdda-pll-supply =3D <&vreg_l4f_e1_1p08>; - - status =3D "okay"; -}; - -&pcie4_port0 { - reset-gpios =3D <&tlmm 146 GPIO_ACTIVE_LOW>; - wake-gpios =3D <&tlmm 148 GPIO_ACTIVE_LOW>; -}; - -&pcie5 { - vddpe-3v3-supply =3D <&vreg_nvme>; - - pinctrl-0 =3D <&pcie5_default>; - pinctrl-names =3D "default"; - - status =3D "okay"; -}; - -&pcie5_phy { - vdda-phy-supply =3D <&vreg_l2f_e0_0p82>; - vdda-pll-supply =3D <&vreg_l4h_e0_1p2>; - - status =3D "okay"; -}; - -&pcie5_port0 { - reset-gpios =3D <&tlmm 152 GPIO_ACTIVE_LOW>; - wake-gpios =3D <&tlmm 154 GPIO_ACTIVE_LOW>; -}; - -&pcie6 { - vddpe-3v3-supply =3D <&vreg_wwan>; - - pinctrl-0 =3D <&pcie6_default>; - pinctrl-names =3D "default"; - - status =3D "okay"; -}; - -&pcie6_phy { - vdda-phy-supply =3D <&vreg_l1c_e1_0p82>; - vdda-pll-supply =3D <&vreg_l4f_e1_1p08>; - - status =3D "okay"; -}; - -&pcie6_port0 { - reset-gpios =3D <&tlmm 149 GPIO_ACTIVE_LOW>; - wake-gpios =3D <&tlmm 151 GPIO_ACTIVE_LOW>; -}; - -&pmh0101_gpios { - nvme_reg_en: nvme-reg-en-state { - pins =3D "gpio14"; - function =3D "normal"; - bias-disable; - }; -}; - -&pmh0110_f_e1_gpios { - nvme_sec_reg_en: nvme-reg-en-state { - pins =3D "gpio14"; - function =3D "normal"; - bias-disable; - }; -}; - -&pmh0101_gpios { - key_vol_up_default: key-vol-up-default-state { - pins =3D "gpio6"; - function =3D "normal"; - output-disable; - bias-pull-up; - }; -}; - -&pmk8850_rtc { - qcom,no-alarm; -}; - -&pon_resin { - linux,code =3D ; - status =3D "okay"; -}; - -&tlmm { - gpio-reserved-ranges =3D <4 4>, /* EC TZ Secure I3C */ - <10 2>, /* OOB UART */ - <44 4>; /* Security SPI (TPM) */ - - pcie4_default: pcie4-default-state { - clkreq-n-pins { - pins =3D "gpio147"; - function =3D "pcie4_clk_req_n"; - drive-strength =3D <2>; - bias-pull-up; - }; - - perst-n-pins { - pins =3D "gpio146"; - function =3D "gpio"; - drive-strength =3D <2>; - bias-disable; - }; - - wake-n-pins { - pins =3D "gpio148"; - function =3D "gpio"; - drive-strength =3D <2>; - bias-pull-up; - }; - }; - - pcie5_default: pcie5-default-state { - clkreq-n-pins { - pins =3D "gpio153"; - function =3D "pcie5_clk_req_n"; - drive-strength =3D <2>; - bias-pull-up; - }; - - perst-n-pins { - pins =3D "gpio152"; - function =3D "gpio"; - drive-strength =3D <2>; - bias-disable; - }; - - wake-n-pins { - pins =3D "gpio154"; - function =3D "gpio"; - drive-strength =3D <2>; - bias-pull-up; - }; - }; - - pcie6_default: pcie6-default-state { - clkreq-n-pins { - pins =3D "gpio150"; - function =3D "pcie6_clk_req_n"; - drive-strength =3D <2>; - bias-pull-up; - }; - - perst-n-pins { - pins =3D "gpio149"; - function =3D "gpio"; - drive-strength =3D <2>; - bias-disable; - }; - - wake-n-pins { - pins =3D "gpio151"; - function =3D "gpio"; - drive-strength =3D <2>; - bias-pull-up; - }; - }; - - pcie3b_default: pcie3b-default-state { - clkreq-n-pins { - pins =3D "gpio156"; - function =3D "pcie3b_clk"; - drive-strength =3D <2>; - bias-pull-up; - }; - - perst-n-pins { - pins =3D "gpio155"; - function =3D "gpio"; - drive-strength =3D <2>; - bias-disable; - }; - - wake-n-pins { - pins =3D "gpio157"; - function =3D "gpio"; - drive-strength =3D <2>; - bias-pull-up; - }; - }; - - wlan_reg_en: wlan-reg-en-state { - pins =3D "gpio94"; - function =3D "gpio"; - drive-strength =3D <2>; - bias-disable; - }; - - wwan_reg_en: wwan-reg-en-state { - pins =3D "gpio246"; - function =3D "gpio"; - drive-strength =3D <2>; - bias-disable; - }; }; diff --git a/arch/arm64/boot/dts/qcom/glymur-crd.dts b/arch/arm64/boot/dts/= qcom/glymur-crd.dtsi similarity index 99% copy from arch/arm64/boot/dts/qcom/glymur-crd.dts copy to arch/arm64/boot/dts/qcom/glymur-crd.dtsi index 877945319012..abc6cc8bb0a8 100644 --- a/arch/arm64/boot/dts/qcom/glymur-crd.dts +++ b/arch/arm64/boot/dts/qcom/glymur-crd.dtsi @@ -3,9 +3,6 @@ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. */ =20 -/dts-v1/; - -#include "glymur.dtsi" #include "pmcx0102.dtsi" /* SPMI0: SID-2/3 SPMI1: SID-2/3 */ #include "pmh0101.dtsi" /* SPMI0: SID-1 */ #include "pmh0110-glymur.dtsi" /* SPMI0: SID-5/7 SPMI1: SID-5 */ @@ -372,15 +369,11 @@ &pcie3b { =20 pinctrl-0 =3D <&pcie3b_default>; pinctrl-names =3D "default"; - - status =3D "okay"; }; =20 &pcie3b_phy { vdda-phy-supply =3D <&vreg_l3c_e1_0p89>; vdda-pll-supply =3D <&vreg_l2c_e1_1p14>; - - status =3D "okay"; }; =20 &pcie3b_port0 { --=20 2.34.1