From nobody Thu Apr 9 09:47:21 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 500EF3C6A44 for ; Tue, 10 Mar 2026 04:08:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773115717; cv=none; b=bG27RbP+M/kZNVu7IGrOynHyE+F1LNSlmh7L3FQ1iqntU1D/+9TcWVxFBKCePmHDAC3Su1v5qZMqlv1y1YI9kENvM2SL0xHUvJcHEeRUzTUnLHx3Kx3g6IzHvCMvVmhDkD3tdBFPFQJT6+t6FPQ7Ownx0w96coONkiHwl/oyEsE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773115717; c=relaxed/simple; bh=P9s3h50N2DquJr7pozaTKWXlCMWFJrMhOTCcu89Ms4g=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=oKg+6C08zTE9YwtuL85lavP00vk/2CCxnvIwyKCbX7eztt3oWU118DaJTHC1I2lwAUOYhWUI/Qjzx8DNBUd1WZRhG3RW7zsrYpPGkklbdxEScAjnjRsf/t8OUH0bVu6/Ljn/EVjnyo8b4nXEJEqvOqI1nq/EtMSPzLlxVcBPG4Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=VGxKFPZY; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=PfRBkzII; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="VGxKFPZY"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="PfRBkzII" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62A2EPcu2817532 for ; Tue, 10 Mar 2026 04:08:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=SK666/rm9G/ ZqiycA8CRPRgTGGiOWM1qcx8cS/VavRg=; b=VGxKFPZYEVRYIMkTaiM1hJG+KjP MPqSGjNSq52yDWCJeiMootUCZEm/UTBRBXCpkgWUd9hFZ/GhfCJC0q14nyTD3bBY 0ovXckVt8vNN3AnQCZcWsoY7CRffRc4S1rTo2lRw12opqSfAXynQPA94ueQgq5/l dfq1HrOcUNmnlFIg6iYZxCL2qA3AUd9ol6b5eFe1zP3YnsDmjvyMUIvy/XNhxIHz 0hOKTskaBnFVPBRUZrGIqatPdlFkPEIk/avPqn6SUMq045v0CQ6MJ2IDDaIslVYx aDoIJm4jG4Sh85xx6/rNFUPnhlNeq9eENcMND7hHqWzbg1sUZQ3rQ6sH74g== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4csyr42dkn-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 10 Mar 2026 04:08:35 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2ae3badc00dso104634635ad.3 for ; Mon, 09 Mar 2026 21:08:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773115714; x=1773720514; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=SK666/rm9G/ZqiycA8CRPRgTGGiOWM1qcx8cS/VavRg=; b=PfRBkzIIEzm5hVk56DK/C0znmF2orow7xC+z+WlCj6JYEum0ZuWU8wbXhwLG6YIyHx Lp5UiEftLZlFAf3sqcWzQ+0jmqOkULyYsNkroSi/6XAMWxOeqIRhn6JJOb3yg/Flqrgn IpuD3sk5i3o6gk18G2RVtZ4fQBs+Wgoxpe47HKCGojKIK+faRTRdZkeoQ1AHRP5r/+Bu Ds8TOsghQWjrBjvl3M+IJlSOciXLPQe4OpK00qbi3T5Xb24jN9CVgBkgQKxvjgJ0r7R7 2tzt8IlHmKGkqCKA7bUZVb9jwhlw9Hau3FEZrJ/uJOwAUzfjScpw2zxB8k9cuS5X55hz sCyQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773115714; x=1773720514; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=SK666/rm9G/ZqiycA8CRPRgTGGiOWM1qcx8cS/VavRg=; b=mbG/leoEnCz4X/5s32FX2L923TwYRwhIfRqApjkYW/hyxiiqL8kj6AytkljYgOMVcN ks9pXHIBrO9Ac/xDOEYKXiteaBw/rPlUplQpGOuJiOzFLu19GtBcoLFwJDbi4uydl+nl ji76VRJGmS9ZTAN7z8vZoXWUM0hdEPdXe1gXSGHhUNKGhfsOsfArX7qCzXnZ85wmOUfK pwvwnPcjwP8t+fIoPp8ukLSUR1y6F7qgy16u00tZwgMyNel77fir7w/z0XyG978Oi2Nd TUNnSThpMNKmLuJLckeiPF/iVdlyFMivZfh9Lmrc79okuph3CvPenU2y82MMmAImej2M pr1g== X-Forwarded-Encrypted: i=1; AJvYcCV0BBTCfcw7nK3Z/8OsPrzwhJK+Cpa1eKEx9iv8BEQbGIJaAVbrWjE+A2wGpBCXfUwKTtYSo3Fu70jPdoY=@vger.kernel.org X-Gm-Message-State: AOJu0YyXHIQvrlIzgaS7+eUSx+Td0py8UN18HCrpf8a9JA9aOGivxcvw IByHXDbUaRiEbF4e+riCGMaj9YIbcTthvDHzGdkZyabPTeZI6KuJpVkn17NHyhQPMW4douLwKZ1 EJLyUPd32bhkyyhY2o8zkzCxXbL94VLgFo2/HDAdtUostyR7FJe50tquN6rmKquDrQgs= X-Gm-Gg: ATEYQzze8aqC0OYl8dlwbN54G3ZGwdL+A0mGck/Gz3aiqsfmaAboZuVQkGRz1SBdOIX d7Xq6jInwFEFaQ2B95QrjLG0mYGyDJ1Ctt5CkGpDRho27Cvr7cb4z3756G4HZtu6XgXEaZSQoDn KuWj1D1gtHRCJdGq94gDeV1CgHNLHgpsr70ZlbjYSAY03vdIG9hn79cfhH2QWHpy2r77Jbft70l tJAAyln3r6oQkzZLqy4Aippap9RBkJxg5hZDk/VbNlGow+4ID7a/erKsHBa8YdrDzwLHlz7VGen IXSKVKX8Q1RDmg/6aYv/IAysj3Jky67YCOkmrXTMfl2qI3YA72xN5xlq6q7S0hTk6fmNSDRI4Tr 1sz59E/cW3DqPkPw7p0LbTtXTsY7KjNolLePfV74/BXMzEFDLp8h8uen/iJvGd2a8D2MN6IEx5V DiwDTxSJ0/lu20hX1PYPoJCleNErRtUB/vpIkZ X-Received: by 2002:a17:903:1988:b0:2ab:2633:d981 with SMTP id d9443c01a7336-2ae82433dccmr130308055ad.32.1773115714160; Mon, 09 Mar 2026 21:08:34 -0700 (PDT) X-Received: by 2002:a17:903:1988:b0:2ab:2633:d981 with SMTP id d9443c01a7336-2ae82433dccmr130307815ad.32.1773115713671; Mon, 09 Mar 2026 21:08:33 -0700 (PDT) Received: from hu-sibis-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2aea4eed00fsm9797975ad.80.2026.03.09.21.08.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Mar 2026 21:08:33 -0700 (PDT) From: Sibi Sankar To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, andersson@kernel.org, konradybcio@kernel.org Cc: sudeep.holla@kernel.org, angelogioacchino.delregno@collabora.com, viresh.kumar@linaro.org, neil.armstrong@linaro.org, festevam@gmail.com, Frank.Li@nxp.com, danila@jiaxyga.com, lpieralisi@kernel.org, dmitry.baryshkov@oss.qualcomm.com, tengfei.fan@oss.qualcomm.com, jingyi.wang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio Subject: [PATCH 2/3] arm64: dts: qcom: glymur: Fix deprecated cpu compatibles Date: Tue, 10 Mar 2026 09:37:50 +0530 Message-Id: <20260310040751.3132523-3-sibi.sankar@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260310040751.3132523-1-sibi.sankar@oss.qualcomm.com> References: <20260310040751.3132523-1-sibi.sankar@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzEwMDAzMSBTYWx0ZWRfX2dVv6Tt7ayg8 sHVtgLXDPucL3AGoh/P1L8DbLUtHaQYSOHJp40h134juaOtZqT1Vaacv5jZptNfMa+L1/qcz3YV 5Hi/ULMsklRfp7RBKaH/xXKrVFFgKpkB445bIjhbnD1qW1pqhs2hzorRBgINUuWLu3xnqz79UFs ora+AVbn300yp2pV0CrGMxcn8OB0CCmk8IWK8Nu4azuA7huLzAdCptKWOc4h4NVwzu1WfZvRaMQ kDDuat2DG7fxj2EIAQyW1fQdf7o4oFqe9fSQ8JeHhSjQ9GOeP/tbZuVypipf8cxufW9PEoUN6+R 246p0REYNJOhAO0qR0ZUwsk7XAcmQQ3he4cNvdvZ7Bpt8AFE/R4hKRwW/E7cGqACfuOZ4HaAWoK +ChYxXGd1ugPZjKGf2lP/4CjfJP8ht62p3p3C5DwrWWEBg8OsKxR0Sm1jb8Qgpuey2NPGP4HeWB flxsrMT4agYoWkxFTGg== X-Proofpoint-GUID: Zi3Ck3AZZFyxl4qyohKEXZLKMukKuOWD X-Proofpoint-ORIG-GUID: Zi3Ck3AZZFyxl4qyohKEXZLKMukKuOWD X-Authority-Analysis: v=2.4 cv=KNRXzVFo c=1 sm=1 tr=0 ts=69af9943 cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8 a=ISJSzXulsw8YtW9LTRMA:9 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-10_01,2026-03-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 impostorscore=0 spamscore=0 bulkscore=0 priorityscore=1501 suspectscore=0 clxscore=1015 lowpriorityscore=0 malwarescore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603100031 Content-Type: text/plain; charset="utf-8" The generic Qualcomm Oryon CPU compatible used by the Glymur SoC is deprecated and incorrect since it uses a single compatible to describe two different core variants. It is now replaced with two different core-specific compatibles based on MIDR part and variant number. CPUS 0-5: MIDR_EL1[PART_NUM] - 0x2 MIDR_EL1[VARIANT] - 0x2 CPUS 6-17: MIDR_EL1[PART_NUM] - 0x2 MIDR_EL1[VARIANT] - 0x1 Fixes: 41b6e8db400c ("arm64: dts: qcom: Introduce Glymur base dtsi") Signed-off-by: Sibi Sankar Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/glymur.dtsi | 36 ++++++++++++++-------------- 1 file changed, 18 insertions(+), 18 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qco= m/glymur.dtsi index e269cec7942c..5de4b2801321 100644 --- a/arch/arm64/boot/dts/qcom/glymur.dtsi +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi @@ -33,7 +33,7 @@ cpus { =20 cpu0: cpu@0 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-2"; reg =3D <0x0 0x0>; enable-method =3D "psci"; power-domains =3D <&cpu_pd0>, <&scmi_perf 0>; @@ -49,7 +49,7 @@ l2_0: l2-cache { =20 cpu1: cpu@100 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-2"; reg =3D <0x0 0x100>; enable-method =3D "psci"; power-domains =3D <&cpu_pd1>, <&scmi_perf 0>; @@ -59,7 +59,7 @@ cpu1: cpu@100 { =20 cpu2: cpu@200 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-2"; reg =3D <0x0 0x200>; enable-method =3D "psci"; power-domains =3D <&cpu_pd2>, <&scmi_perf 0>; @@ -69,7 +69,7 @@ cpu2: cpu@200 { =20 cpu3: cpu@300 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-2"; reg =3D <0x0 0x300>; enable-method =3D "psci"; power-domains =3D <&cpu_pd3>, <&scmi_perf 0>; @@ -79,7 +79,7 @@ cpu3: cpu@300 { =20 cpu4: cpu@400 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-2"; reg =3D <0x0 0x400>; enable-method =3D "psci"; power-domains =3D <&cpu_pd4>, <&scmi_perf 0>; @@ -89,7 +89,7 @@ cpu4: cpu@400 { =20 cpu5: cpu@500 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-2"; reg =3D <0x0 0x500>; enable-method =3D "psci"; power-domains =3D <&cpu_pd5>, <&scmi_perf 0>; @@ -99,7 +99,7 @@ cpu5: cpu@500 { =20 cpu6: cpu@10000 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-1"; reg =3D <0x0 0x10000>; enable-method =3D "psci"; power-domains =3D <&cpu_pd6>, <&scmi_perf 1>; @@ -115,7 +115,7 @@ l2_1: l2-cache { =20 cpu7: cpu@10100 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-1"; reg =3D <0x0 0x10100>; enable-method =3D "psci"; power-domains =3D <&cpu_pd7>, <&scmi_perf 1>; @@ -125,7 +125,7 @@ cpu7: cpu@10100 { =20 cpu8: cpu@10200 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-1"; reg =3D <0x0 0x10200>; enable-method =3D "psci"; power-domains =3D <&cpu_pd8>, <&scmi_perf 1>; @@ -135,7 +135,7 @@ cpu8: cpu@10200 { =20 cpu9: cpu@10300 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-1"; reg =3D <0x0 0x10300>; enable-method =3D "psci"; power-domains =3D <&cpu_pd9>, <&scmi_perf 1>; @@ -145,7 +145,7 @@ cpu9: cpu@10300 { =20 cpu10: cpu@10400 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-1"; reg =3D <0x0 0x10400>; enable-method =3D "psci"; power-domains =3D <&cpu_pd10>, <&scmi_perf 1>; @@ -155,7 +155,7 @@ cpu10: cpu@10400 { =20 cpu11: cpu@10500 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-1"; reg =3D <0x0 0x10500>; enable-method =3D "psci"; power-domains =3D <&cpu_pd11>, <&scmi_perf 1>; @@ -165,7 +165,7 @@ cpu11: cpu@10500 { =20 cpu12: cpu@20000 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-1"; reg =3D <0x0 0x20000>; enable-method =3D "psci"; power-domains =3D <&cpu_pd12>, <&scmi_perf 2>; @@ -181,7 +181,7 @@ l2_2: l2-cache { =20 cpu13: cpu@20100 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-1"; reg =3D <0x0 0x20100>; enable-method =3D "psci"; power-domains =3D <&cpu_pd13>, <&scmi_perf 2>; @@ -191,7 +191,7 @@ cpu13: cpu@20100 { =20 cpu14: cpu@20200 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-1"; reg =3D <0x0 0x20200>; enable-method =3D "psci"; power-domains =3D <&cpu_pd14>, <&scmi_perf 2>; @@ -201,7 +201,7 @@ cpu14: cpu@20200 { =20 cpu15: cpu@20300 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-1"; reg =3D <0x0 0x20300>; enable-method =3D "psci"; power-domains =3D <&cpu_pd15>, <&scmi_perf 2>; @@ -211,7 +211,7 @@ cpu15: cpu@20300 { =20 cpu16: cpu@20400 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-1"; reg =3D <0x0 0x20400>; enable-method =3D "psci"; power-domains =3D <&cpu_pd16>, <&scmi_perf 2>; @@ -221,7 +221,7 @@ cpu16: cpu@20400 { =20 cpu17: cpu@20500 { device_type =3D "cpu"; - compatible =3D "qcom,oryon"; + compatible =3D "qcom,oryon-2-1"; reg =3D <0x0 0x20500>; enable-method =3D "psci"; power-domains =3D <&cpu_pd17>, <&scmi_perf 2>; --=20 2.34.1