From nobody Thu Apr 9 10:32:15 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4CDA5449ECA for ; Tue, 10 Mar 2026 10:10:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773137415; cv=none; b=BwqQjbOiDtIqzXi1XeI0ddeB7Kk2qk7rFJJ/W6BtcZbyzXEKjGLcum9xAMrfbpVmAiO8UOOhbffOl7J2wCf37qUThVVeGEED2Um1kcoWP2MJ2bDtyJKt45AH06d0Tbe9bvbUnQ4rS4PXh3aTLMeZReNRDc5DdnGPg/5YnGpw3p4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773137415; c=relaxed/simple; bh=u2eRsBUY+B10Fy1cOP701TseAeeal9rQhmGwHyNHybQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hDVZVWkmz6YhiBuK5zT/eM0zdKgz8MYd32/DyEi7x53G1u7WqrjZ6s/M4m4WfL6DTdItXqwF3ZU7wvb8JfK8htPATv1vkg9548RdMlYQ6nJKgFiz4qwgxYWtsA4y1iafGIxmr2Remxjb7oHk5mHTm6AefloGV6FRrU3qHX0oDso= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=QjgQfuBh; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=j8XSlxWC; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="QjgQfuBh"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="j8XSlxWC" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62A943Fv3587489 for ; Tue, 10 Mar 2026 10:10:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= DYhGzZeDjEEmqrkNxzJpeDV/QE+cJir1CEiuwrGhhyA=; b=QjgQfuBh0nXy/b2b TwcUxotE9PhgFOdIpWp/k2lTlJPuOfmn+rdFA1wRupaBEUL9Nu9DbPAuImNZDmlI KL3Ng8TzMnm6HN8eXo1RYptU3rS/kRNxab8e2Y/H51HwpW3HUZJMHx5WP5Po9nmF YxyGU8vhycfIugZydTs8hMfgYJN5845tIu+I3B5UirtAzkBgvTNHHnfyg+/BGmzl fFIHSFv7rfVN6Me1Pjeac+ImY3ID8TMvqq+KVHX+8B6Q2PCjji+sCl4b9WYSmbda Q6Yh6CTQmbRKTuoLxW2HLiYAyUk1/zxYUsUsvSAc7z6ocTPisyGZ1OoTMFb2vExV rWqcIw== Received: from mail-qk1-f197.google.com (mail-qk1-f197.google.com [209.85.222.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ct1ekuavq-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 10 Mar 2026 10:10:13 +0000 (GMT) Received: by mail-qk1-f197.google.com with SMTP id af79cd13be357-8cd83cfb36cso1577546585a.3 for ; Tue, 10 Mar 2026 03:10:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773137412; x=1773742212; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=DYhGzZeDjEEmqrkNxzJpeDV/QE+cJir1CEiuwrGhhyA=; b=j8XSlxWCPzaa3CEI7K6sv7v29jmi0SBnVFZtrOSGbDFtk5BpyaTIJrtekZOcmS8j0L nfgfcSE4sX9TdZQ9SNm79L5Yz3L1J3MKfEQuFYS5HgcVKzGdRV7ICaWU/uO5QetZ8qEr oTzgXqqMq5Hd7y6BTYR9nUIsOx3iEzDY1axgON+e1rFDx+yk+AuUB4GwqtHeEid0sQ4Q IPYwF2qtFSeX+IRlvq4RPEkeuQ9woTeT9IHYfJV/5NADoBq2xSJD4oLh+Na88vMl/+Of F5/eDWtKVewffunUdtsN2ezcxt1r3Obk3lPa8HHNSPUqAmL4+Mem2EIfuvgqSYJ/cXiR JaDQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773137412; x=1773742212; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=DYhGzZeDjEEmqrkNxzJpeDV/QE+cJir1CEiuwrGhhyA=; b=VO5bfNdM8vYGhW6J7vs4w6P3WAdBi1xJT4NH3N3RNXkyfBTMpRx9HoCYJgPcZiZk7a OKfCOzxKRo0Mkp8eteJx/c+y7fhWzeBoNbkU9mu17/ORVkNPSodUUjrw90NWIsFXBbyE qGdTIqE+t+xslYS0WKCpWtxtQWEChdjEiDiaZMY8D+6UZT0uF6PPmnzEFLmOrFDnTh+D MtiFLK9LXn2qG3hzQ+1CRJeC1S/jPurGvGee/DDN9fZs/6YokPgzbgVjkCOH3Qfc/n6z 4AmJwH2SL/SU/nF7w+FAoyCYNvRAXwmnwPodX35z95gokPEqOZHL0+/CWfMdtsr6GVO7 kacg== X-Forwarded-Encrypted: i=1; AJvYcCWmqGd2LCMXBjOO8aqrWXN0jV8ZzIUIi/6M4FGmU6dEHdF92pp5jwlhzVrivhp2HqNFZQeDYJL3OkmzK2I=@vger.kernel.org X-Gm-Message-State: AOJu0YyWDkextM6vQhyQ5mHjlAkxyjOUvpuzbNRT21kar9NH6/st6Png KCqp81PQLZUx4xsNl6kFjhEQ6mdHNgeOjoZHAw4UiNHy0uuPGzRE5TE+c7fXwUjVAnDl5cJlDNu 9wR8wQ+uMfB89DfWf8M6+A/c9wgqJNM2+HPO1pAMTtBqB4gpeiVji5r+FOINb3A5DhLA= X-Gm-Gg: ATEYQzyNGYfzOt1PEFw7zPQjkPpcruaVIzhKAdfVktNmsdEvt6C3wlBf0jsiSvTd0Uj CDQmnmUgsh+l4zZCe5VD3/40ZnEKTQvocJPUorZo5Sy+gs3CLdHYWyZEfKvPFSIQgtO2MIHItcd Tu13spYZZt0ZCkQYvp59W28FwXfiPcBJQjWaDnZzohvjIhge85D9wLntPzjCoH/bCwlgNbdEsuc K5iy0j5reuXCGlkcFsCV1/SAfD4gg6j6i6T5WHTDxgxl0TOF0t9ueb9cMOtVZtmOH4x123LoAzm wpPRrswzf40k2dlZ1HcLPQBbOMFzyx7hu+RtIMJgEmewR7sK1sVEl23CGG1xtrB1JGoZQhc5tuK HhXufK/LvhgNtzZIvJvhxgf2hMKyt8zmLW9j0s0J6rHEx X-Received: by 2002:a05:620a:4455:b0:8cd:9665:9f01 with SMTP id af79cd13be357-8cd9665a4a9mr147778585a.19.1773137412415; Tue, 10 Mar 2026 03:10:12 -0700 (PDT) X-Received: by 2002:a05:620a:4455:b0:8cd:9665:9f01 with SMTP id af79cd13be357-8cd9665a4a9mr147774685a.19.1773137411837; Tue, 10 Mar 2026 03:10:11 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48541a7f182sm87703575e9.5.2026.03.10.03.10.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 10 Mar 2026 03:10:10 -0700 (PDT) From: Krzysztof Kozlowski Date: Tue, 10 Mar 2026 11:09:48 +0100 Subject: [PATCH RESEND v4 1/4] arm64: dts: qcom: sm8750: Add display (MDSS) with Display CC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260310-sm8750-display-dts-v4-1-d571a786bb70@oss.qualcomm.com> References: <20260310-sm8750-display-dts-v4-0-d571a786bb70@oss.qualcomm.com> In-Reply-To: <20260310-sm8750-display-dts-v4-0-d571a786bb70@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio , Dmitry Baryshkov , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=12234; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=u2eRsBUY+B10Fy1cOP701TseAeeal9rQhmGwHyNHybQ=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpr+36iiANyWYUkLmouyEDbRL2ZfzHokJpPMXKi 2qZeljdJ9OJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaa/t+gAKCRDBN2bmhouD 16hkD/4ubCmQYIbX/MiIHIhmK2t8RcwzWwi8Qif4MeshEmnjrYF+641m3Qe48GWQcAVzalc7gpt hsShe79ZVA75fSp4DBGEVBc+pHzHyIkcf8PjBU7Tya9OvUYRqkmhKN11rYhyqqgiWIZlTVvMuo2 2Ac86YHMzHCalmT6JlXRcctiFQhg5K6AEVtbgygzX/qHiK5qXs51uqlvmPdf80OD5NODOJxCXHd +JqpiBSsW13yAlESeWzh9V+R39JDI7NmmugH216keh6D6WoZQU2G3hrLkG04psxhVPvkKQ//PUt qxjWdn72E06AjchsV5CpQSrHzGzXhSMiftQzIykkjF7+to8nB7vzJePiGyXA/eqWmIxX5GLQbbJ Y5iL73jpvQ5aeqBJ4UYo29gzY4c5Qxosi15bXLb/SxRAvhj3l2LOGOgGAm2RQJsZ53sMjfroghW HqmLFjbfoPw84bpyofV/eSaNA+90SBqR5qo6qGlOQPDoHiKaVUqg1FHPKeHokF4jkFWmFPHCgVD RhGJpsm1LKtzM8UdUvPHtGgG+pCxdKbPvz81DVRAy9wE/caQulHvsYa+DHNr4jUC73gsEnPkF+m 3iLCpWMatJEYXxCvl3X2RlIYVDsi2aTKB5Whpkua2VntCYFUfSH+oR1WJkLUPr/z5VgAXeg6a9h jF/4WEaa2GpAiBw== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-GUID: 8ht-Uk708b2LUjHM0yAcHUGz3LbEKMsr X-Proofpoint-ORIG-GUID: 8ht-Uk708b2LUjHM0yAcHUGz3LbEKMsr X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzEwMDA4NyBTYWx0ZWRfX88xW4hM52890 zHkvDNv8f3VAvt3fMXAnGSohK1buuuOdfrJCUTH+9JoViWZPD+S7I/5yWz7Xs8LBBJEzqo/UPx3 OvZzWagAy2lOqGUQSyg+GQNkXu+9MR3YOyZYCcve2zTArm56+sQUTZ8zMGmV6OKYYzLnMDpx7Rv bxJbrYQgp2XeoxbtAZzIqUsWJN/6Nz746ydqdoFGb45XfZzTE2DTnJBmlpfiYHtt3x8RiQASAdM jqP2D2q2dWZD3tiXNDtEE90eec9dK6wXYoOgnMpNJYFUl97awY9GKKj6FS5nTqMCfMhYGjIvUSu x3hnaUvQ4dqFDAhCJVOfHSJRtzxntk6Yqo1t63fJH4xnbmRtO+QNz6B6P0lVs9obnmQx79R6JrV FJQiM4JAjbsQNvHT9ah2n6HKAbIMrYztBqDU6Q2rSMWCIUY3xOVaw1M5I4IVV4UbDv+pI9sHd3Z zmipgqF7xlrC7/yKczw== X-Authority-Analysis: v=2.4 cv=eIEeTXp1 c=1 sm=1 tr=0 ts=69afee05 cx=c_pps a=50t2pK5VMbmlHzFWWp8p/g==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=UlFr-3dliyVKfTjn4ygA:9 a=QEXdDO2ut3YA:10 a=IoWCM6iH3mJn3m4BftBB:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-10_01,2026-03-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 lowpriorityscore=0 adultscore=0 suspectscore=0 spamscore=0 priorityscore=1501 malwarescore=0 clxscore=1015 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603100087 Add device nodes for entire display: MDSS, DPU, DSI, DSI PHYs, DisplayPort and Display Clock Controller. Reviewed-by: Konrad Dybcio Reviewed-by: Dmitry Baryshkov Signed-off-by: Krzysztof Kozlowski --- arch/arm64/boot/dts/qcom/sm8750.dtsi | 437 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 437 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qco= m/sm8750.dtsi index f56b1f889b85..82963f4a6a55 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -3,7 +3,9 @@ * Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved. */ =20 +#include #include +#include #include #include #include @@ -3001,6 +3003,441 @@ videocc: clock-controller@aaf0000 { #power-domain-cells =3D <1>; }; =20 + mdss: display-subsystem@ae00000 { + compatible =3D "qcom,sm8750-mdss"; + reg =3D <0x0 0x0ae00000 0x0 0x1000>; + reg-names =3D "mdss"; + + interrupts =3D ; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + + resets =3D <&dispcc DISP_CC_MDSS_CORE_BCR>; + + interconnects =3D <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + power-domains =3D <&dispcc MDSS_GDSC>; + + iommus =3D <&apps_smmu 0x800 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,sm8750-dpu"; + reg =3D <0 0x0ae01000 0 0x93000>, + <0 0x0aeb0000 0 0x2008>; + reg-names =3D "mdp", + "vbif"; + + interrupts-extended =3D <&mdss 0>; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf1_out: endpoint { + remote-endpoint =3D <&mdss_dsi0_in>; + }; + }; + + port@1 { + reg =3D <1>; + + dpu_intf2_out: endpoint { + remote-endpoint =3D <&mdss_dsi1_in>; + }; + }; + + port@2 { + reg =3D <2>; + + dpu_intf0_out: endpoint { + remote-endpoint =3D <&mdss_dp0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-156000000 { + opp-hz =3D /bits/ 64 <156000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-207000000 { + opp-hz =3D /bits/ 64 <207000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-337000000 { + opp-hz =3D /bits/ 64 <337000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-417000000 { + opp-hz =3D /bits/ 64 <417000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-532000000 { + opp-hz =3D /bits/ 64 <532000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-575000000 { + opp-hz =3D /bits/ 64 <575000000>; + required-opps =3D <&rpmhpd_opp_nom_l1>; + }; + }; + }; + + mdss_dsi0: dsi@ae94000 { + compatible =3D "qcom,sm8750-dsi-ctrl", "qcom,mdss-dsi-ctrl"; + reg =3D <0x0 0x0ae94000 0x0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 4>; + + clocks =3D <&dispcc DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc DISP_CC_MDSS_ESC0_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&dispcc DISP_CC_ESYNC0_CLK>, + <&dispcc DISP_CC_OSC_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dsi0_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi0_in: endpoint { + remote-endpoint =3D <&dpu_intf1_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi0_out: endpoint { + }; + }; + }; + + mdss_dsi_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-140630000 { + opp-hz =3D /bits/ 64 <140630000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-187500000 { + opp-hz =3D /bits/ 64 <187500000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-358000000 { + opp-hz =3D /bits/ 64 <358000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + }; + }; + + mdss_dsi0_phy: phy@ae95000 { + compatible =3D "qcom,sm8750-dsi-phy-3nm"; + reg =3D <0x0 0x0ae95000 0x0 0x200>, + <0x0 0x0ae95200 0x0 0x280>, + <0x0 0x0ae95500 0x0 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&bi_tcxo_div2>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + mdss_dsi1: dsi@ae96000 { + compatible =3D "qcom,sm8750-dsi-ctrl", "qcom,mdss-dsi-ctrl"; + reg =3D <0x0 0x0ae96000 0x0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 5>; + + clocks =3D <&dispcc DISP_CC_MDSS_BYTE1_CLK>, + <&dispcc DISP_CC_MDSS_BYTE1_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK1_CLK>, + <&dispcc DISP_CC_MDSS_ESC1_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&dispcc DISP_CC_ESYNC1_CLK>, + <&dispcc DISP_CC_OSC_CLK>, + <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dsi1_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi1_in: endpoint { + remote-endpoint =3D <&dpu_intf2_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi1_out: endpoint { + }; + }; + }; + }; + + mdss_dsi1_phy: phy@ae97000 { + compatible =3D "qcom,sm8750-dsi-phy-3nm"; + reg =3D <0x0 0x0ae97000 0x0 0x200>, + <0x0 0x0ae97200 0x0 0x280>, + <0x0 0x0ae97500 0x0 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + mdss_dp0: displayport-controller@af54000 { + compatible =3D "qcom,sm8750-dp", "qcom,sm8650-dp"; + reg =3D <0x0 0xaf54000 0x0 0x104>, + <0x0 0xaf54200 0x0 0xc0>, + <0x0 0xaf55000 0x0 0x770>, + <0x0 0xaf56000 0x0 0x9c>, + <0x0 0xaf57000 0x0 0x9c>; + + interrupts-extended =3D <&mdss 12>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&dp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + dp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-192000000 { + opp-hz =3D /bits/ 64 <192000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&dpu_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { + data-lanes =3D <0 1 2 3>; + }; + }; + }; + }; + }; + + dispcc: clock-controller@af00000 { + compatible =3D "qcom,sm8750-dispcc"; + reg =3D <0 0x0af00000 0 0x20000>; + + clocks =3D <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&gcc GCC_DISP_AHB_CLK>, + <&sleep_clk>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <0>, /* dp1 */ + <0>, + <0>, /* dp2 */ + <0>, + <0>, /* dp3 */ + <0>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + required-opps =3D <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + pdc: interrupt-controller@b220000 { compatible =3D "qcom,sm8750-pdc", "qcom,pdc"; reg =3D <0x0 0x0b220000 0x0 0x10000>, <0x0 0x164400f0 0x0 0x64>; --=20 2.51.0