From nobody Sat Apr 11 12:32:03 2026 Received: from sender4-op-o12.zoho.com (sender4-op-o12.zoho.com [136.143.188.12]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E166426461F; Tue, 10 Mar 2026 08:42:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=136.143.188.12 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773132157; cv=pass; b=e2H3jiTuDrpAQq8/l9FEwyUgmv/DWMdmkvIF8PQnTPSVPikd2PBu3QogFUU4eCYxdgvQqr5jMQIQAxB35ee3ZfyENGLfP1FR8px/L38t3Dmpx6lYRIZDf48V7BBB+GcA/jCCm+3tEHTquBct/9j4wXaCMdDy2ya/KS9cjGVQ1Kc= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773132157; c=relaxed/simple; bh=i6GPRxBukKlemF/25P9vZMqH46GM2kRueFPk0VKiS8c=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ZNveYVcEoDiseOqPO1OoWxOystcNPK504qQI3iG88cR5nAQG2N0vyKHqNMlTSPtKydTu0E9iZLr7CqwhUxxZdk4Xc3uqUluo62o9sX7lrKr1MZV/SVHmimP3TQsUIcGrmsbXbJg+9H8ngiX+Q5cMOR2lqbUBE+HvYD0cLjl5sZ8= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=pigmoral.tech; spf=pass smtp.mailfrom=pigmoral.tech; dkim=pass (1024-bit key) header.d=pigmoral.tech header.i=junhui.liu@pigmoral.tech header.b=dV8JkoDE; arc=pass smtp.client-ip=136.143.188.12 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=pigmoral.tech Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=pigmoral.tech Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=pigmoral.tech header.i=junhui.liu@pigmoral.tech header.b="dV8JkoDE" ARC-Seal: i=1; a=rsa-sha256; t=1773132134; cv=none; d=zohomail.com; s=zohoarc; b=SX+Z1GB3JI23xvhTEUP0fnf39lCuBpDLO8IEwmBdOoK8vfEczRm2NsVRWFDhY59OZuPIeTYXqVCdNczzWooMmLmqm5ZhgqIv7FP385PUcixao1EvWo1tazbmOxz8myqNoRWmLL8ML6i0h5IpxElwJLG2hgWkuHOKLvhHUxvb0pU= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1773132134; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:MIME-Version:Message-ID:References:Subject:Subject:To:To:Message-Id:Reply-To; bh=kEUUb0MAPglLapjVVQDQ6Fo99l0liL610OV60OwkAOA=; b=B+EiAWgA6LYDGIayZUAn5VBvnKQFLEFZMA8H/i1HjO+6H6nAmKS+l/KeWqlxzX9r9scTMGUh8nhozNyTzkKA7lHvkBOUKTBZal4sMZLmq0Tay8F+hz7LlnBk8tMKPgEim3AyCtOihdbdQ5FbcITZOiYOvSdl1XUTXNC9P16WahA= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass header.i=pigmoral.tech; spf=pass smtp.mailfrom=junhui.liu@pigmoral.tech; dmarc=pass header.from= DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1773132134; s=zmail; d=pigmoral.tech; i=junhui.liu@pigmoral.tech; h=From:From:Date:Date:Subject:Subject:MIME-Version:Content-Type:Content-Transfer-Encoding:Message-Id:Message-Id:References:In-Reply-To:To:To:Cc:Cc:Reply-To; bh=kEUUb0MAPglLapjVVQDQ6Fo99l0liL610OV60OwkAOA=; b=dV8JkoDEVGqdFQZKHAvmNFJMPgjGbLPQDZKAPdg7L0y9Wm0ul5n8m8/9vSXQ87Ec wBzpAYJAizt6ZjBXIF/Dw1tlFe12X+l/vrHNQelvazOMJQQqmTvnViXu3OWQt7s8LUS ot2Zaph2VEP7qtg44qt5YZWkhfrAciRYV+HFfT2Q= Received: by mx.zohomail.com with SMTPS id 1773132131427467.46458830798497; Tue, 10 Mar 2026 01:42:11 -0700 (PDT) From: Junhui Liu Date: Tue, 10 Mar 2026 16:33:56 +0800 Subject: [PATCH RFC 3/8] clk: sunxi-ng: a733: Add PRCM CCU Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260310-a733-clk-v1-3-36b4e9b24457@pigmoral.tech> References: <20260310-a733-clk-v1-0-36b4e9b24457@pigmoral.tech> In-Reply-To: <20260310-a733-clk-v1-0-36b4e9b24457@pigmoral.tech> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Philipp Zabel , Junhui Liu , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Richard Cochran Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, netdev@vger.kernel.org X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1773132092; l=12305; i=junhui.liu@pigmoral.tech; s=20251228; h=from:subject:message-id; bh=i6GPRxBukKlemF/25P9vZMqH46GM2kRueFPk0VKiS8c=; b=VDag9ZsHfEtyRbtHBdu/kr1fWH1tgKXP135UxKIcw8GAQTW+0AXuZl2ELXvYivu9Qd2UXbYYS m15R6bR63dRBrThPW64dtKsouZf/m9OiTNa/qhP9p3voAhhvAtMcmgN X-Developer-Key: i=junhui.liu@pigmoral.tech; a=ed25519; pk=3vU0qIPJAH8blXmLyqBhKx+nLOjcLwwYhZXelEpw7h4= X-ZohoMailClient: External Add support for the Power Reset Clock Management (PRCM) module found in the Allwinner A733 SoC. This clock controller manages the clock control and reset functions for device modules within the CPUS domain. The PRCM module includes the management of three primary buses: r-ahb, r-apb0, and r-apb1. It also provides clocking for several key peripherals, such as R-UART, R-I2C, R-SPI, and the R-RISCV subsystem. Additionally, the reset lines for these modules are integrated. Signed-off-by: Junhui Liu --- drivers/clk/sunxi-ng/Kconfig | 5 + drivers/clk/sunxi-ng/Makefile | 2 + drivers/clk/sunxi-ng/ccu-sun60i-a733-r.c | 276 +++++++++++++++++++++++++++= ++++ 3 files changed, 283 insertions(+) diff --git a/drivers/clk/sunxi-ng/Kconfig b/drivers/clk/sunxi-ng/Kconfig index 6af2d020e03e..202e793dc754 100644 --- a/drivers/clk/sunxi-ng/Kconfig +++ b/drivers/clk/sunxi-ng/Kconfig @@ -67,6 +67,11 @@ config SUN55I_A523_R_CCU default ARCH_SUNXI depends on ARM64 || COMPILE_TEST =20 +config SUN60I_A733_R_CCU + tristate "Support for the Allwinner A733 PRCM CCU" + default ARCH_SUNXI + depends on ARM64 || COMPILE_TEST + config SUN4I_A10_CCU tristate "Support for the Allwinner A10/A20 CCU" default ARCH_SUNXI diff --git a/drivers/clk/sunxi-ng/Makefile b/drivers/clk/sunxi-ng/Makefile index a1c4087d7241..d3702bdb7a23 100644 --- a/drivers/clk/sunxi-ng/Makefile +++ b/drivers/clk/sunxi-ng/Makefile @@ -36,6 +36,7 @@ obj-$(CONFIG_SUN50I_H616_CCU) +=3D sun50i-h616-ccu.o obj-$(CONFIG_SUN55I_A523_CCU) +=3D sun55i-a523-ccu.o obj-$(CONFIG_SUN55I_A523_MCU_CCU) +=3D sun55i-a523-mcu-ccu.o obj-$(CONFIG_SUN55I_A523_R_CCU) +=3D sun55i-a523-r-ccu.o +obj-$(CONFIG_SUN60I_A733_R_CCU) +=3D sun60i-a733-r-ccu.o obj-$(CONFIG_SUN4I_A10_CCU) +=3D sun4i-a10-ccu.o obj-$(CONFIG_SUN5I_CCU) +=3D sun5i-ccu.o obj-$(CONFIG_SUN6I_A31_CCU) +=3D sun6i-a31-ccu.o @@ -64,6 +65,7 @@ sun50i-h616-ccu-y +=3D ccu-sun50i-h616.o sun55i-a523-ccu-y +=3D ccu-sun55i-a523.o sun55i-a523-mcu-ccu-y +=3D ccu-sun55i-a523-mcu.o sun55i-a523-r-ccu-y +=3D ccu-sun55i-a523-r.o +sun60i-a733-r-ccu-y +=3D ccu-sun60i-a733-r.o sun4i-a10-ccu-y +=3D ccu-sun4i-a10.o sun5i-ccu-y +=3D ccu-sun5i.o sun6i-a31-ccu-y +=3D ccu-sun6i-a31.o diff --git a/drivers/clk/sunxi-ng/ccu-sun60i-a733-r.c b/drivers/clk/sunxi-n= g/ccu-sun60i-a733-r.c new file mode 100644 index 000000000000..06679be1eaae --- /dev/null +++ b/drivers/clk/sunxi-ng/ccu-sun60i-a733-r.c @@ -0,0 +1,276 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (C) 2023 rengaomin@allwinnertech.com + * Copyright (C) 2026 Junhui Liu + * Based on the A523 CCU driver: + * Copyright (C) 2024 Arm Ltd. + */ + +#include +#include +#include + +#include +#include + +#include "ccu_common.h" +#include "ccu_reset.h" + +#include "ccu_gate.h" +#include "ccu_mp.h" + +static const struct clk_parent_data r_ahb_parents[] =3D { + { .fw_name =3D "hosc" }, + { .fw_name =3D "losc" }, + { .fw_name =3D "iosc" }, + { .fw_name =3D "pll-periph0-200m" }, + { .fw_name =3D "pll-periph0-300m" }, +}; +static SUNXI_CCU_M_DATA_WITH_MUX(r_ahb_clk, "r-ahb", r_ahb_parents, 0x000, + 0, 5, /* M */ + 24, 3, /* mux */ + 0); + +static const struct clk_parent_data r_apb_parents[] =3D { + { .fw_name =3D "hosc" }, + { .fw_name =3D "losc" }, + { .fw_name =3D "iosc" }, + { .fw_name =3D "pll-periph0-200m" }, + { .fw_name =3D "sys-24m" }, +}; + +static SUNXI_CCU_M_DATA_WITH_MUX(r_apb0_clk, "r-apb0", r_apb_parents, 0x00= c, + 0, 5, /* M */ + 24, 3, /* mux */ + 0); + +static SUNXI_CCU_M_DATA_WITH_MUX(r_apb1_clk, "r-apb1", r_apb_parents, 0x01= 0, + 0, 5, /* M */ + 24, 3, /* mux */ + 0); + +static SUNXI_CCU_MP_DATA_WITH_MUX_GATE(r_cpu_timer0, "r-timer0", r_apb_par= ents, 0x100, + 0, 0, /* no M */ + 1, 3, /* P */ + 4, 3, /* mux */ + BIT(0), /* gate */ + 0); +static SUNXI_CCU_MP_DATA_WITH_MUX_GATE(r_cpu_timer1, "r-timer1", r_apb_par= ents, 0x104, + 0, 0, /* no M */ + 1, 3, /* P */ + 4, 3, /* mux */ + BIT(0), /* gate */ + 0); +static SUNXI_CCU_MP_DATA_WITH_MUX_GATE(r_cpu_timer2, "r-timer2", r_apb_par= ents, 0x108, + 0, 0, /* no M */ + 1, 3, /* P */ + 4, 3, /* mux */ + BIT(0), /* gate */ + 0); +static SUNXI_CCU_MP_DATA_WITH_MUX_GATE(r_cpu_timer3, "r-timer3", r_apb_par= ents, 0x10c, + 0, 0, /* no M */ + 1, 3, /* P */ + 4, 3, /* mux */ + BIT(0), /* gate */ + 0); + +static SUNXI_CCU_GATE_HW(bus_r_timer_clk, "bus-r-timer", &r_ahb_clk.common= .hw, 0x11c, BIT(0), 0); +static SUNXI_CCU_GATE_HW(bus_r_twd_clk, "bus-r-twd", &r_apb0_clk.common.hw= , 0x12c, BIT(0), 0); + +static const struct clk_parent_data r_pwmctrl_parents[] =3D { + { .fw_name =3D "hosc" }, + { .fw_name =3D "losc" }, + { .fw_name =3D "iosc" }, + { .fw_name =3D "sys-24m" }, +}; +static SUNXI_CCU_MUX_DATA_WITH_GATE(r_pwmctrl_clk, "r-pwmctrl", r_pwmctrl_= parents, 0x130, + 24, 2, /* mux */ + BIT(31), /* gate */ + 0); +static SUNXI_CCU_GATE_HW(bus_r_pwmctrl_clk, "bus-r-pwmctrl", + &r_apb0_clk.common.hw, 0x13c, BIT(0), 0); + +static const struct clk_parent_data r_spi_parents[] =3D { + { .fw_name =3D "hosc" }, + { .fw_name =3D "pll-periph0-200m" }, + { .fw_name =3D "pll-periph0-300m" }, + { .fw_name =3D "pll-periph1-300m" }, + { .fw_name =3D "sys-24m" }, +}; +static SUNXI_CCU_DUALDIV_MUX_GATE(r_spi_clk, "r-spi", r_spi_parents, 0x150, + 0, 5, /* M */ + 8, 5, /* N */ + 24, 3, /* mux */ + BIT(31), /* gate */ + 0); +static SUNXI_CCU_GATE_HW(bus_r_spi_clk, "bus-r-spi", &r_ahb_clk.common.hw,= 0x15c, BIT(0), 0); + +static SUNXI_CCU_GATE_HW(bus_r_msgbox_clk, "bus-r-msgbox", &r_ahb_clk.comm= on.hw, 0x17c, BIT(0), 0); + +static SUNXI_CCU_GATE_HW(bus_r_uart0_clk, "bus-r-uart0", &r_apb1_clk.commo= n.hw, 0x18c, BIT(0), 0); +static SUNXI_CCU_GATE_HW(bus_r_uart1_clk, "bus-r-uart1", &r_apb1_clk.commo= n.hw, 0x18c, BIT(1), 0); + +static SUNXI_CCU_GATE_HW(bus_r_i2c0_clk, "bus-r-i2c0", &r_apb1_clk.common.= hw, 0x19c, BIT(0), 0); +static SUNXI_CCU_GATE_HW(bus_r_i2c1_clk, "bus-r-i2c1", &r_apb1_clk.common.= hw, 0x19c, BIT(1), 0); +static SUNXI_CCU_GATE_HW(bus_r_i2c2_clk, "bus-r-i2c2", &r_apb1_clk.common.= hw, 0x19c, BIT(2), 0); + +static SUNXI_CCU_GATE_HW(bus_r_ppu_clk, "bus-r-ppu", &r_apb0_clk.common.hw= , 0x1ac, BIT(0), 0); + +static SUNXI_CCU_GATE_HW(bus_r_tzma_clk, "bus-r-tzma", &r_apb0_clk.common.= hw, 0x1b0, BIT(0), 0); +static SUNXI_CCU_GATE_HW(bus_r_cpu_bist_clk, "bus-r-cpu-bist", &r_apb0_clk= .common.hw, + 0x1bc, BIT(0), 0); + +static const struct clk_parent_data r_ir_rx_parents[] =3D { + { .fw_name =3D "losc" }, + { .fw_name =3D "hosc" }, + { .fw_name =3D "sys-24m" }, +}; +static SUNXI_CCU_M_DATA_WITH_MUX_GATE(r_ir_rx_clk, "r-ir-rx", r_ir_rx_pare= nts, 0x1c0, + 0, 5, /* M */ + 24, 2, /* mux */ + BIT(31), /* gate */ + 0); +static SUNXI_CCU_GATE_HW(bus_r_ir_rx_clk, "bus-r-ir-rx", &r_apb0_clk.commo= n.hw, 0x1cc, BIT(0), 0); + +static SUNXI_CCU_GATE_HW(bus_r_rtc_clk, "bus-r-rtc", &r_ahb_clk.common.hw,= 0x20c, BIT(0), 0); + +static const struct clk_parent_data r_riscv_parents[] =3D { + { .fw_name =3D "hosc" }, + { .fw_name =3D "losc" }, + { .fw_name =3D "iosc" }, +}; +static SUNXI_CCU_MUX_DATA_WITH_GATE(r_riscv_clk, "r-riscv", r_riscv_parent= s, 0x210, + 24, 2, /* mux */ + BIT(31), /* gate */ + 0); +static SUNXI_CCU_GATE_HW(bus_r_riscv_clk, "bus-r-riscv", &r_apb0_clk.commo= n.hw, + 0x21c, BIT(0), 0); +static SUNXI_CCU_GATE_HW(bus_r_riscv_cfg_clk, "bus-r-riscv-cfg", &r_apb0_c= lk.common.hw, + 0x21c, BIT(1), 0); + +static SUNXI_CCU_GATE_HW(bus_r_cpucfg_clk, "bus-r-cpucfg", &r_apb0_clk.com= mon.hw, + 0x22c, BIT(0), CLK_IS_CRITICAL); + +static struct ccu_common *sun60i_a733_r_ccu_clks[] =3D { + &r_ahb_clk.common, + &r_apb0_clk.common, + &r_apb1_clk.common, + &r_cpu_timer0.common, + &r_cpu_timer1.common, + &r_cpu_timer2.common, + &r_cpu_timer3.common, + &bus_r_timer_clk.common, + &bus_r_twd_clk.common, + &r_pwmctrl_clk.common, + &bus_r_pwmctrl_clk.common, + &r_spi_clk.common, + &bus_r_spi_clk.common, + &bus_r_msgbox_clk.common, + &bus_r_uart0_clk.common, + &bus_r_uart1_clk.common, + &bus_r_i2c0_clk.common, + &bus_r_i2c1_clk.common, + &bus_r_i2c2_clk.common, + &bus_r_ppu_clk.common, + &bus_r_tzma_clk.common, + &bus_r_cpu_bist_clk.common, + &r_ir_rx_clk.common, + &bus_r_ir_rx_clk.common, + &bus_r_rtc_clk.common, + &r_riscv_clk.common, + &bus_r_riscv_clk.common, + &bus_r_riscv_cfg_clk.common, + &bus_r_cpucfg_clk.common, +}; + +static struct clk_hw_onecell_data sun60i_a733_r_hw_clks =3D { + .hws =3D { + [CLK_R_AHB] =3D &r_ahb_clk.common.hw, + [CLK_R_APB0] =3D &r_apb0_clk.common.hw, + [CLK_R_APB1] =3D &r_apb1_clk.common.hw, + [CLK_R_TIMER0] =3D &r_cpu_timer0.common.hw, + [CLK_R_TIMER1] =3D &r_cpu_timer1.common.hw, + [CLK_R_TIMER2] =3D &r_cpu_timer2.common.hw, + [CLK_R_TIMER3] =3D &r_cpu_timer3.common.hw, + [CLK_BUS_R_TIMER] =3D &bus_r_timer_clk.common.hw, + [CLK_BUS_R_TWD] =3D &bus_r_twd_clk.common.hw, + [CLK_R_PWMCTRL] =3D &r_pwmctrl_clk.common.hw, + [CLK_BUS_R_PWMCTRL] =3D &bus_r_pwmctrl_clk.common.hw, + [CLK_R_SPI] =3D &r_spi_clk.common.hw, + [CLK_BUS_R_SPI] =3D &bus_r_spi_clk.common.hw, + [CLK_BUS_R_MSGBOX] =3D &bus_r_msgbox_clk.common.hw, + [CLK_BUS_R_UART0] =3D &bus_r_uart0_clk.common.hw, + [CLK_BUS_R_UART1] =3D &bus_r_uart1_clk.common.hw, + [CLK_BUS_R_I2C0] =3D &bus_r_i2c0_clk.common.hw, + [CLK_BUS_R_I2C1] =3D &bus_r_i2c1_clk.common.hw, + [CLK_BUS_R_I2C2] =3D &bus_r_i2c2_clk.common.hw, + [CLK_BUS_R_PPU] =3D &bus_r_ppu_clk.common.hw, + [CLK_BUS_R_TZMA] =3D &bus_r_tzma_clk.common.hw, + [CLK_BUS_R_CPU_BIST] =3D &bus_r_cpu_bist_clk.common.hw, + [CLK_R_IR_RX] =3D &r_ir_rx_clk.common.hw, + [CLK_BUS_R_IR_RX] =3D &bus_r_ir_rx_clk.common.hw, + [CLK_BUS_R_RTC] =3D &bus_r_rtc_clk.common.hw, + [CLK_R_RISCV] =3D &r_riscv_clk.common.hw, + [CLK_BUS_R_RISCV] =3D &bus_r_riscv_clk.common.hw, + [CLK_BUS_R_RISCV_CFG] =3D &bus_r_riscv_cfg_clk.common.hw, + [CLK_BUS_R_CPUCFG] =3D &bus_r_cpucfg_clk.common.hw, + }, + .num =3D CLK_BUS_R_CPUCFG + 1, +}; + +static struct ccu_reset_map sun60i_a733_r_ccu_resets[] =3D { + [RST_BUS_R_TIMER] =3D { 0x11c, BIT(16) }, + [RST_BUS_R_PWM] =3D { 0x13c, BIT(16) }, + [RST_BUS_R_SPI] =3D { 0x15c, BIT(16) }, + [RST_BUS_R_MSGBOX] =3D { 0x17c, BIT(16) }, + [RST_BUS_R_UART0] =3D { 0x18c, BIT(16) }, + [RST_BUS_R_UART1] =3D { 0x18c, BIT(17) }, + [RST_BUS_R_I2C0] =3D { 0x19c, BIT(16) }, + [RST_BUS_R_I2C1] =3D { 0x19c, BIT(17) }, + [RST_BUS_R_I2C2] =3D { 0x19c, BIT(18) }, + [RST_BUS_R_IR_RX] =3D { 0x1cc, BIT(16) }, + [RST_BUS_R_RTC] =3D { 0x20c, BIT(16) }, + [RST_BUS_R_RISCV_CFG] =3D { 0x21c, BIT(16) }, + [RST_BUS_R_CPUCFG] =3D { 0x22c, BIT(16) }, +}; + +static const struct sunxi_ccu_desc sun60i_a733_r_ccu_desc =3D { + .ccu_clks =3D sun60i_a733_r_ccu_clks, + .num_ccu_clks =3D ARRAY_SIZE(sun60i_a733_r_ccu_clks), + + .hw_clks =3D &sun60i_a733_r_hw_clks, + + .resets =3D sun60i_a733_r_ccu_resets, + .num_resets =3D ARRAY_SIZE(sun60i_a733_r_ccu_resets), +}; + +static int sun60i_a733_r_ccu_probe(struct platform_device *pdev) +{ + void __iomem *reg; + + reg =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(reg)) + return PTR_ERR(reg); + + return devm_sunxi_ccu_probe(&pdev->dev, reg, &sun60i_a733_r_ccu_desc); +} + +static const struct of_device_id sun60i_a733_r_ccu_ids[] =3D { + { .compatible =3D "allwinner,sun60i-a733-r-ccu" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, sun60i_a733_r_ccu_ids); + +static struct platform_driver sun60i_a733_r_ccu_driver =3D { + .probe =3D sun60i_a733_r_ccu_probe, + .driver =3D { + .name =3D "sun60i-a733-r-ccu", + .suppress_bind_attrs =3D true, + .of_match_table =3D sun60i_a733_r_ccu_ids, + }, +}; +module_platform_driver(sun60i_a733_r_ccu_driver); + +MODULE_IMPORT_NS("SUNXI_CCU"); +MODULE_DESCRIPTION("Support for the Allwinner A733 PRCM CCU"); +MODULE_LICENSE("GPL"); --=20 2.52.0