From nobody Thu Apr 2 03:25:00 2026 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 940FF3939A8 for ; Mon, 9 Mar 2026 10:46:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773053175; cv=none; b=D8jpGe3iSI4Fjj1LVObJHei8qxbIY0xRBFqbOK0MkVW49ffge3bqGZzPLudzXbZ5c/rNdb3gpAsfcDxPKMUdBP8JbXCtIDlkgs++wNAPidZP0jeGw0QeAWin3ejs3tpqULouu46y3cVAwnxjzYAA3HfV+KFAOApAH1nYq2nyWeg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773053175; c=relaxed/simple; bh=/4+/I+xACo8o1pq1GNFp9mr9gtvBNDmBJ4CnJOiAlIM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Tjtmtdm8Qh2K4ESYDNcqr/b3HfEae2ueMZ+LXV6coRnyC715Jrl1Fe+KdZKxM18dJMepD58lELvkkwKq3X6CP23iOvsKMaenkpLHsMYGwTQ0FefniURlmtN5w5VbYhsSV6F+WL0xc5H45edw8uzJUG7f3S1ErIQq/tdjHZvkvts= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=WcmlIGWj; arc=none smtp.client-ip=209.85.221.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="WcmlIGWj" Received: by mail-wr1-f47.google.com with SMTP id ffacd0b85a97d-439aeed8a5bso8833374f8f.3 for ; Mon, 09 Mar 2026 03:46:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1773053172; x=1773657972; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=037qXJLh1k8MKzhXahCvSNB8hzzf7Oq4rDLkvzKBXlg=; b=WcmlIGWjJB4fKApI4e3TLW19UgI05DA8MP1am4BwCpIH1ZgFSv0PX3DruX7gWazAN3 tSIIaxOzZO6JMkeHOeWGHtBdWK0Zfr4pbcyyA4VoC3JLeZHXY1vzEndeljYWj3n8H3X3 2FVr0X+mR8V0/9w4dG/AHG+7Z38nuEs63G9S8OxMk36b5Rys5G7ebIcc8pXR/DnQthCf zeCPmiWtj7mSP/+QVtdMoxS/v90C5FRvQxPaVovRtw+mLigAW6predt60vEQEmX7vP3f XAmJHN/WvHC39WxHi2S47pPlgpQYQXzFYEGnHAhkBzHFdW1azTLd87Z4y5EYLDqoyz9A zchQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773053172; x=1773657972; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=037qXJLh1k8MKzhXahCvSNB8hzzf7Oq4rDLkvzKBXlg=; b=mhciT+7cV5bPxW7RuVmQvaAOaqNmVBGRyZ7E0jLzTAdzmsrCAQVZbastcVWjTrpA9d WoGhWfweYIeXQiL6Jhk17Q5NeXlylFwn6Dg+1QkMF8STYS4RAYG44wFNAxg+MN/x2I4b xp+p7FynyynHXpPWYH+DIXkiUzZI91dArZEFZ7KaehFQxTFWkDUoZ5pHjUsew+FAflzV LwPbXY0WRDs+xMEn54jSxx381RAf7X1TlFTYOZ9HQW/NGPg6YrzNuDbOLhjlY5oBLGvW BiBsv77Ep9sm8YveXi+RoI71X99HYZdPrSOa0qmdOALlHwa9VKOjS87zLAGVI3J60GQb 9Suw== X-Forwarded-Encrypted: i=1; AJvYcCWAbVQYcdUTKK4WsQ13zjQt8tESHEtju9lrGVtAMMAHCPSIu2HsXgeFFISLywqyBcAsk3x0iaRTQxvBKu4=@vger.kernel.org X-Gm-Message-State: AOJu0YyQk7laJyHe9ftRDAApE2ShAwDl7WhOTVRdeNFlyjYryeQTeXrL hRsLZD7EZob0weCm6eNKD/vCc0KdEYkb7xKchvFAXWfwCkU6wRlrVLe+AfYSqxMmjr8= X-Gm-Gg: ATEYQzzf9g4b7uR4uQh//A447im01npX3z34saU9wiKrKpXqPao2gL+je5vRGJUfLSz zYpchKJYL0Oap+7PTxNh6a9c5aPQVvr+Imf5YkBWKWSEeiGYBS1NTEcDoASQEB5qpIA6WewDIMS l40VgHThAIcpYzmDvsysc3LYPwd9nuzWGfuTfi4dX6JKoKObghXMHpn0u7SSBqf36Cc6+e+Tzu3 CeVZPBCVhU1KzRqaXO9cLHQyHhnSW4V8aVnNGh456sN+lqk3QUg8/3YerlHfJcZfgRabW/WLXvj X0S/USLwsXz9DSKtGWOz4JAsnhC59TNnERAA/fzt+GyIWWayJvzc+/hvickMannaQBC2eniFrC3 siGIruJvUtk+ZQNkh7fPWabj79LqSvHcaiRdmJc/7zspTkcLCbmqLhvAfNLM2yuLUBMVW6+TnXY 0n5xmhMdBhjxb9g64AO5frlWCE9KQ9Amo= X-Received: by 2002:a05:6000:144c:b0:439:c4ea:41a0 with SMTP id ffacd0b85a97d-439da8a0402mr15885656f8f.59.1773053171783; Mon, 09 Mar 2026 03:46:11 -0700 (PDT) Received: from localhost ([2001:4090:a244:8139:5278:cf5a:3494:5e80]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-439dada3b43sm26092345f8f.13.2026.03.09.03.46.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Mar 2026 03:46:11 -0700 (PDT) From: "Markus Schneider-Pargmann (TI.com)" Date: Mon, 09 Mar 2026 11:45:47 +0100 Subject: [PATCH v4 2/3] clocksource/drivers/timer-ti-dm: Add clocksource support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260309-topic-ti-dm-clkevt-v6-16-v4-2-bb8d2a04c45e@baylibre.com> References: <20260309-topic-ti-dm-clkevt-v6-16-v4-0-bb8d2a04c45e@baylibre.com> In-Reply-To: <20260309-topic-ti-dm-clkevt-v6-16-v4-0-bb8d2a04c45e@baylibre.com> To: Daniel Lezcano , Thomas Gleixner Cc: Vishal Mahaveer , Kevin Hilman , Dhruva Gole , Sebin Francis , Kendall Willis , Akashdeep Kaur , linux-kernel@vger.kernel.org, "Markus Schneider-Pargmann (TI.com)" X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=6133; i=msp@baylibre.com; h=from:subject:message-id; bh=/4+/I+xACo8o1pq1GNFp9mr9gtvBNDmBJ4CnJOiAlIM=; b=owGbwMvMwCXWejAsc4KoVzDjabUkhsx1S54+Cj0yeX7EhEMcsRG9BSsyshr4FxyUeHfptqdef Xf5G/WIjlIWBjEuBlkxRZbOxNC0//I7jyUvWrYZZg4rE8gQBi5OAZhIqAYjQ+/CfRFpv5bmPPx2 TM4p6/2GsmtbY3VU7/ka2S0wvratJYbhfxlL9UETmebw9f0FqxYqeU1437h89/e9Ktz7pm5TnlX tyAQA X-Developer-Key: i=msp@baylibre.com; a=openpgp; fpr=BADD88DB889FDC3E8A3D5FE612FA6A01E0A45B41 Add support for using the TI Dual-Mode Timer as a clocksource. The driver automatically picks the first timer that is marked as always-on on with the "ti,timer-alwon" property to be the clocksource. The timer can then be used for CPU independent time keeping. Signed-off-by: Markus Schneider-Pargmann (TI.com) --- drivers/clocksource/timer-ti-dm.c | 137 ++++++++++++++++++++++++++++++++++= ++++ 1 file changed, 137 insertions(+) diff --git a/drivers/clocksource/timer-ti-dm.c b/drivers/clocksource/timer-= ti-dm.c index 793e7cdcb1b16b58db3a81668e3c8144efc7baaf..75f38394e2598d76c41dd2b250c= 0c42f9f48bbe0 100644 --- a/drivers/clocksource/timer-ti-dm.c +++ b/drivers/clocksource/timer-ti-dm.c @@ -20,6 +20,7 @@ =20 #include #include +#include #include #include #include @@ -27,8 +28,10 @@ #include #include #include +#include #include #include +#include =20 #include #include @@ -148,6 +151,15 @@ static u32 omap_reserved_systimers; static LIST_HEAD(omap_timer_list); static DEFINE_SPINLOCK(dm_timer_lock); =20 +struct dmtimer_clocksource { + struct clocksource dev; + struct dmtimer *timer; + unsigned int loadval; +}; + +static resource_size_t omap_dm_timer_clocksource_base; +static void __iomem *omap_dm_timer_sched_clock_counter; + enum { REQUEST_ANY =3D 0, REQUEST_BY_ID, @@ -1185,6 +1197,117 @@ static const struct dev_pm_ops omap_dm_timer_pm_ops= =3D { =20 static const struct of_device_id omap_timer_match[]; =20 +static void omap_dm_timer_find_alwon(void) +{ + struct device_node *np; + + for_each_matching_node(np, omap_timer_match) { + struct resource res; + + if (!of_device_is_available(np)) + continue; + + if (!of_property_read_bool(np, "ti,timer-alwon")) + continue; + + if (of_address_to_resource(np, 0, &res)) + continue; + + omap_dm_timer_clocksource_base =3D res.start; + + of_node_put(np); + return; + } + + omap_dm_timer_clocksource_base =3D RESOURCE_SIZE_MAX; +} + +static struct dmtimer_clocksource *omap_dm_timer_to_clocksource(struct clo= cksource *cs) +{ + return container_of(cs, struct dmtimer_clocksource, dev); +} + +static u64 omap_dm_timer_read_cycles(struct clocksource *cs) +{ + struct dmtimer_clocksource *clksrc =3D omap_dm_timer_to_clocksource(cs); + struct dmtimer *timer =3D clksrc->timer; + + return (u64)__omap_dm_timer_read_counter(timer); +} + +static u64 notrace omap_dm_timer_read_sched_clock(void) +{ + /* Posted mode is not active here, so we can read directly */ + return readl_relaxed(omap_dm_timer_sched_clock_counter); +} + +static void omap_dm_timer_clocksource_suspend(struct clocksource *cs) +{ + struct dmtimer_clocksource *clksrc =3D omap_dm_timer_to_clocksource(cs); + struct dmtimer *timer =3D clksrc->timer; + + clksrc->loadval =3D __omap_dm_timer_read_counter(timer); + __omap_dm_timer_stop(timer); +} + +static void omap_dm_timer_clocksource_resume(struct clocksource *cs) +{ + struct dmtimer_clocksource *clksrc =3D omap_dm_timer_to_clocksource(cs); + struct dmtimer *timer =3D clksrc->timer; + + dmtimer_write(timer, OMAP_TIMER_COUNTER_REG, clksrc->loadval); + dmtimer_write(timer, OMAP_TIMER_CTRL_REG, OMAP_TIMER_CTRL_ST | OMAP_TIMER= _CTRL_AR); +} + +static void omap_dm_timer_clocksource_unregister(void *data) +{ + struct clocksource *cs =3D data; + + clocksource_unregister(cs); +} + +static int omap_dm_timer_setup_clocksource(struct dmtimer *timer) +{ + struct device *dev =3D &timer->pdev->dev; + struct dmtimer_clocksource *clksrc; + int err; + + __omap_dm_timer_init_regs(timer); + + timer->reserved =3D 1; + + clksrc =3D devm_kzalloc(dev, sizeof(*clksrc), GFP_KERNEL); + if (!clksrc) + return -ENOMEM; + + clksrc->timer =3D timer; + + clksrc->dev.name =3D "omap_dm_timer"; + clksrc->dev.rating =3D 300; + clksrc->dev.read =3D omap_dm_timer_read_cycles; + clksrc->dev.mask =3D CLOCKSOURCE_MASK(32); + clksrc->dev.flags =3D CLOCK_SOURCE_IS_CONTINUOUS; + clksrc->dev.suspend =3D omap_dm_timer_clocksource_suspend; + clksrc->dev.resume =3D omap_dm_timer_clocksource_resume; + + dmtimer_write(timer, OMAP_TIMER_COUNTER_REG, 0); + dmtimer_write(timer, OMAP_TIMER_LOAD_REG, 0); + dmtimer_write(timer, OMAP_TIMER_CTRL_REG, OMAP_TIMER_CTRL_ST | OMAP_TIMER= _CTRL_AR); + + omap_dm_timer_sched_clock_counter =3D timer->func_base + _OMAP_TIMER_COUN= TER_OFFSET; + sched_clock_register(omap_dm_timer_read_sched_clock, 32, timer->fclk_rate= ); + + err =3D clocksource_register_hz(&clksrc->dev, timer->fclk_rate); + if (err) + return dev_err_probe(dev, err, "Could not register as clocksource\n"); + + err =3D devm_add_action_or_reset(dev, omap_dm_timer_clocksource_unregiste= r, &clksrc->dev); + if (err) + return dev_err_probe(dev, err, "Could not register clocksource_unregiste= r action\n"); + + return 0; +} + /** * omap_dm_timer_probe - probe function called for every registered device * @pdev: pointer to current timer platform device @@ -1198,8 +1321,12 @@ static int omap_dm_timer_probe(struct platform_devic= e *pdev) struct dmtimer *timer; struct device *dev =3D &pdev->dev; const struct dmtimer_platform_data *pdata; + struct resource *res; int ret; =20 + if (!omap_dm_timer_clocksource_base) + omap_dm_timer_find_alwon(); + pdata =3D of_device_get_match_data(dev); if (!pdata) pdata =3D dev_get_platdata(dev); @@ -1272,6 +1399,16 @@ static int omap_dm_timer_probe(struct platform_devic= e *pdev) =20 timer->pdev =3D pdev; =20 + res =3D platform_get_resource(pdev, IORESOURCE_MEM, 0); + + if (omap_dm_timer_clocksource_base && res && + res->start =3D=3D omap_dm_timer_clocksource_base && + !IS_ERR_OR_NULL(timer->fclk)) { + ret =3D omap_dm_timer_setup_clocksource(timer); + if (ret) + return ret; + } + pm_runtime_enable(dev); =20 if (!timer->reserved) { --=20 2.53.0