From nobody Thu Apr 9 10:33:18 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0892E3D666F for ; Mon, 9 Mar 2026 14:57:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773068246; cv=none; b=rgUgscoNrOKe0OX6FhRQIVR4+Hb+CbqbzTnO6YcG/vpC1cPBM4u/ofhkK4DujBFEduIyqQtuFjoawBypmx0tymh3X3u58KriwUGIZ2JAKyrPmI4u38ku4O9Kt7ZNh3t3VyZYQT606ePSwOB4CcRhsCH9ql6f5F0KVQz1w05OIvY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773068246; c=relaxed/simple; bh=WE9CKAf1V3Kf1/4zsOiJ2xNFT0naCa7zJkrl9z53Et8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hnr+HLDLehznhn3FW1DRSlK9RA/Ih+II2AF432s4ll5pk630fDFFdM7W5kNhP7TOcWhVu5fBseRM8YAmR+t1gsAn+0Oo18MAV7e78qNjhe3PE1Z60IOi67WdiJ9QidIla6AWYiJjgQq42KpdNVxACcbCVLeM6dMtYDhmPZ+i3Bg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=iLumNsvr; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=QnQv2cVn; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="iLumNsvr"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="QnQv2cVn" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 629ErInh2959759 for ; Mon, 9 Mar 2026 14:57:24 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= JwiesHYl6GPFR3KwAnlUOp7/Vte2DfSxI1dQFZPE+a4=; b=iLumNsvrwjPqqI5u gwKy+IgqZSLy5D8fNydpWtL7/3oYZF6W7DtNgM3vNIQ8zTCNFwPUtu9QQScIQg8T 5QvbGrjWOI8WSQyGa6u2Xe6fcuWrnka8z1JHE90bzU9mChZIyS7cEKZU2aPVp+P4 hLGv01MRMVKOsg8SQ1+DByPoXkpByzzv3I0hZyHkNkuDPxbmuEVjVtSAsji753Xk 8cI0alBmxa0wlTSJlpSqWnwoXjp7gHk4/+bt8YWFNaGGnwBjgra/cQoPDCRUDN8C le2/6M+vBa11/R+WasToWiL+9THz9ETFkkMDg+fkfCFLCU1rdQ8sJj0+4TsMY/sD H7zanw== Received: from mail-qv1-f70.google.com (mail-qv1-f70.google.com [209.85.219.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4csqcya0kf-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 09 Mar 2026 14:57:23 +0000 (GMT) Received: by mail-qv1-f70.google.com with SMTP id 6a1803df08f44-899ee20dd34so600270816d6.3 for ; Mon, 09 Mar 2026 07:57:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773068242; x=1773673042; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=JwiesHYl6GPFR3KwAnlUOp7/Vte2DfSxI1dQFZPE+a4=; b=QnQv2cVnTYI85k+jM0+EW6qINPrTFFeIqwRPVDZENxnjfbReshh22QAUjaKwNPBSGa 72KvdaaTQIWCx5jwG/ZJbaH5Iquc/7apWCM/cd5qn/mVYpYOMjGPNVJluLfF5PYkMP0Z Bmh1d0iUnW3GynFxEYgLjauZ583PlpEmODexn3lPezl46psUNOiwOaTWtwBgCxdFBD01 OkST0+z7RyTqkjlIYRndbtDTGVDsSWmiObHtWAO9YmDRlrpyNg3x0rWSwVoZLklIX6TG 2fUWqJcRO/9en5hpovFHvMIl/CqbBJ/sD4x4OKYQxydlU8ibA//OTEgQupB4r+pYsj9r 9bIg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773068242; x=1773673042; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=JwiesHYl6GPFR3KwAnlUOp7/Vte2DfSxI1dQFZPE+a4=; b=RsYcVURej0UNhmgsJAo16JnPL+K6MIzmxHuTTjpHPiO85ytJDuSTuRm9N2HOlXsexk 5BBCJ2xxrBnU9UtfaHHTpfqmO7GaibRyPimoQe8WAUXD+0eBcqZp5H8XICgcdLr/UNa9 pySGcVX1eVeVJ4wx0Qb4lpYzQr2kCyuxaMscTtrugM9AfUadRRV8SlczTgkkuXjX6Kx/ rk1fhbFAt+1kdtWYuVJFaOB6VEqSEWUT+bOP9kFrDeOa/WXVyoia5U04enCtlbz48hFv Ghr+wN263D2peIvhNGpnY9MB9UeRiXxwc9p7H92gHpRpeDFaX0JfCdh9/QK1wlYRgsfg pz5A== X-Forwarded-Encrypted: i=1; AJvYcCVr402Sj/5P6avsEcoTfI3awcj9XgyGTWhyeMaO7xcnFDZG7vL9kXj6HWVWlnh3xXWFb+IZlbH9JcZZA5E=@vger.kernel.org X-Gm-Message-State: AOJu0YyEoH3qVN7w3fcvzkSCTbNjxQTrlQIlP4HrJ5qWEFtn9j+m+B6P zobB2EuRuf6HZ+DYD1fPyMqlJrWN2eqc1h4bep8CHoYs/j5OGlCOPKz9voJSJ2eXlTODhEiq4ln zF8DoTZt3BysIuvaKT/+3mJhE4IhnNj+e/TL5MB5ve1j0TjYXrRY75fkMuZRa136d1cb1XzZApS A= X-Gm-Gg: ATEYQzzVYpZMjcQBxj2r95WHQWbG2mjwS4fkNYpNhURu3VI8G0z8QwBb2bej3NY0fnE 8L/NHhsCQpkL5Ixlq4NueVbwE6VDTAPq7/PAFu7k4f0R5KBfND1ZctSHoQ4ejPCGvJcqCUFtniw kyjxCDQAw3DB+6mwyyTDi88r+EQxWV0hheZbd691VcNuS5Qs4w7Rja+Q0B/WFpVUyAtyg5Ig8Iy luCWfjRplgDwJvJnvo0AfJSeyA+wfpPolI1Vz9O2px7mLQqqKyb0wd5VZZeqnPV0n0/UjYOzsaL JUTNWrh8CiApC5Q3O1kGyqjOnZxGM5hZUOhHzI+m/4SFXxrLImj1+IBOGwWNaX10mTm6RCCFtrn a2OqCzhcLp+dQO+dkt+Y5d+go6HL6Zg== X-Received: by 2002:a05:620a:7010:b0:8cd:8ad9:c893 with SMTP id af79cd13be357-8cd8ad9cbf2mr410403585a.6.1773068241797; Mon, 09 Mar 2026 07:57:21 -0700 (PDT) X-Received: by 2002:a05:620a:7010:b0:8cd:8ad9:c893 with SMTP id af79cd13be357-8cd8ad9cbf2mr410399685a.6.1773068241210; Mon, 09 Mar 2026 07:57:21 -0700 (PDT) Received: from hackbox.lan ([86.121.162.109]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-439dad8ec97sm29906008f8f.5.2026.03.09.07.57.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Mar 2026 07:57:20 -0700 (PDT) From: Abel Vesa Date: Mon, 09 Mar 2026 16:57:13 +0200 Subject: [PATCH v4 1/2] arm64: dts: qcom: glymur: Describe display related nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260309-dts-qcom-glymur-crd-add-edp-v4-1-fe4e33acdfb6@oss.qualcomm.com> References: <20260309-dts-qcom-glymur-crd-add-edp-v4-0-fe4e33acdfb6@oss.qualcomm.com> In-Reply-To: <20260309-dts-qcom-glymur-crd-add-edp-v4-0-fe4e33acdfb6@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Pankaj Patil , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Konrad Dybcio , Abel Vesa X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=14242; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=OUmXBHWadrbNVoJT0lvmZMpKkE15iXwCwDla58XvJ+I=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBprt/LY1BKt0Wv75uu3RnJOGjA8WOYff4T8ofRv fs/6larmQ2JAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaa7fywAKCRAbX0TJAJUV Vv2UD/94oboNIjRT5I7M7kcnxwp4s7MMyEmcevL1jgf7b5uqlBSVvmC2OQie+xLxj9TbG4AM7Wq ESWX5J8JOFfw0NQ9P06rjUXYGEjFxN1peiRpKeeUEF2fXkgqptrvfWIK/wHnlhE/3d4US2PD14f LbWLGllZVYTw+oGEvVx020Q80RCR/65xVLIGJJ6XwwmxPtCDYPwOQPSlgrQDU867Lhsj3o2iyU+ tELStDShFwUc2LIz4Rbf2kEcUFz4BpabfOmn7xNEzPC92EB43JFVUJ+2jUxKUlwBQ287eVcGNTU xuFlZXV8rgD2kIDcyCR95eT0RdjpoiCguRgJ9ZLpOvbFwA5sb2cqieqAiOBd/HnmJ6YO7Mvos5I JmNtRIa7fsMSJI2q3B4AsUhnocCCM3688kB77ekaDTQkOBzThN+yXbz2ngsly4ZLI/oEjFC9O0c dQHrb7lYI98XdXQuxnS+nItz+N42wUaLgNUl36kEzFAGoXq7zpKGWSHQRwBWJVl57/nyl5C3kv+ BRsZHDnWHbzB+CBtOV5Mi8D0LmyafrIgZV6iD47bWArCkXQqDeRpWB++NOJcnDA9Vjk4pawb9GI GfCguxJg0VEfMTLYixnPN7vTjWzKWWYYMIOcXr7mokGsvmPYNJSscEeEY5e6Yft6XoJFhMG8Ucp crAoDXqaaBuC3lQ== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzA5MDEzNSBTYWx0ZWRfX0jBgAUJKNmdU 4nU0IGT5vOcu7QNC2vpXMHa72iyAmim9+OA8afssR2dbaxs6mlh0ONC6QpXm3XQk9ZPzIGsEIxW VlX793XrWCDtPvWFlKWf56NMOZHPS7Fd1zMHnQJjxwWkLKiXN4Td9H+G0EPkVBKJ8XqnVnG8Q7U Bx9LI3y1DVkRBroxcf/6uwP8OxbTUzvsmtfh97LvP4f3otvndBwhtJdQ3AZDkKQwJXisK9d1DW+ /i1RD6IDkgBK7jtr5OXqTD6YeqDhGVrDOO+FAcjOzwaF4T82YuQpQnkFSQID25p7+m+5rcGQk05 jmSIEPkfOfYPMlFHlzSp/PvwnyTb/qgIiV1gaMwJIcgJjJs2j3H+SZQvr91dQ6mGtM96EK8i67R aukHd5/a5yTQ85YoiX8PtygLi0AgaeATuGltoHAHFZNqaWoghI1f0UjJw7HNlD61STR9jUqb2FX DXzsvOkeAVI5cuMVVAQ== X-Authority-Analysis: v=2.4 cv=QJtlhwLL c=1 sm=1 tr=0 ts=69aedfd3 cx=c_pps a=oc9J++0uMp73DTRD5QyR2A==:117 a=oauzzCmhM186DRC0Y2yWPg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=Nt3j2eaCHLMPKZ4rhccA:9 a=Y4kR1PUZdprbdErl:21 a=QEXdDO2ut3YA:10 a=iYH6xdkBrDN1Jqds4HTS:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: jOdpwAD6JFmOlt3qlcyg-5ehYTPhg1_C X-Proofpoint-GUID: jOdpwAD6JFmOlt3qlcyg-5ehYTPhg1_C X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-09_04,2026-03-09_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 suspectscore=0 adultscore=0 spamscore=0 phishscore=0 lowpriorityscore=0 malwarescore=0 priorityscore=1501 bulkscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603090135 From: Abel Vesa The MDSS (Mobile Display SubSystem) on Glymur comes with 4 DisplayPort controllers. Describe them along with display controller and the eDP PHY. Then, attach the combo PHYs link and vco_div clocks to the Display clock controller and link up the PHYs and DP endpoints in the graph. Signed-off-by: Abel Vesa Reviewed-by: Konrad Dybcio Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/glymur.dtsi | 466 +++++++++++++++++++++++++++++++= +++- 1 file changed, 458 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qco= m/glymur.dtsi index 2aa9af8c96ce..20cc512585f0 100644 --- a/arch/arm64/boot/dts/qcom/glymur.dtsi +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi @@ -2367,6 +2367,28 @@ usb_mp_qmpphy1: phy@fa5000 { status =3D "disabled"; }; =20 + mdss_dp3_phy: phy@faac00 { + compatible =3D "qcom,glymur-dp-phy"; + reg =3D <0x0 0x00faac00 0x0 0x1d0>, + <0x0 0x00faa400 0x0 0x128>, + <0x0 0x00faa800 0x0 0x128>, + <0x0 0x00faa000 0x0 0x358>; + + clocks =3D <&dispcc DISP_CC_MDSS_DPTX3_AUX_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&tcsr TCSR_EDP_CLKREF_EN>; + clock-names =3D "aux", + "cfg_ahb", + "ref"; + + power-domains =3D <&rpmhpd RPMHPD_MX>; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + usb_0_hsphy: phy@fd3000 { compatible =3D "qcom,glymur-m31-eusb2-phy", "qcom,sm8750-m31-eusb2-phy"; @@ -2434,6 +2456,7 @@ port@2 { reg =3D <2>; =20 usb_dp_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp0_out>; }; }; }; @@ -2507,6 +2530,7 @@ port@2 { reg =3D <2>; =20 usb_1_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp1_out>; }; }; }; @@ -3683,6 +3707,7 @@ port@2 { reg =3D <2>; =20 usb_2_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp2_out>; }; }; }; @@ -4047,20 +4072,445 @@ usb_mp: usb@a400000 { status =3D "disabled"; }; =20 + mdss: display-subsystem@ae00000 { + compatible =3D "qcom,glymur-mdss"; + reg =3D <0x0 0x0ae00000 0x0 0x1000>; + reg-names =3D "mdss"; + + interrupts =3D ; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + + resets =3D <&dispcc DISP_CC_MDSS_CORE_BCR>; + + interconnects =3D <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&hsc_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + power-domains =3D <&dispcc DISP_CC_MDSS_CORE_GDSC>; + + iommus =3D <&apps_smmu 0x1de0 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,glymur-dpu"; + reg =3D <0x0 0x0ae01000 0x0 0x93000>, + <0x0 0x0aeb0000 0x0 0x3000>; + reg-names =3D "mdp", + "vbif"; + + interrupts-extended =3D <&mdss 0>; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + operating-points-v2 =3D <&mdp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf0_out: endpoint { + remote-endpoint =3D <&mdss_dp0_in>; + }; + }; + + port@4 { + reg =3D <4>; + + mdss_intf4_out: endpoint { + remote-endpoint =3D <&mdss_dp1_in>; + }; + }; + + port@5 { + reg =3D <5>; + + mdss_intf5_out: endpoint { + remote-endpoint =3D <&mdss_dp3_in>; + }; + }; + + port@6 { + reg =3D <6>; + + mdss_intf6_out: endpoint { + remote-endpoint =3D <&mdss_dp2_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-156000000 { + opp-hz =3D /bits/ 64 <156000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-205000000 { + opp-hz =3D /bits/ 64 <205000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-337000000 { + opp-hz =3D /bits/ 64 <337000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-417000000 { + opp-hz =3D /bits/ 64 <417000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-532000000 { + opp-hz =3D /bits/ 64 <532000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-600000000 { + opp-hz =3D /bits/ 64 <600000000>; + required-opps =3D <&rpmhpd_opp_nom_l1>; + }; + + opp-660000000 { + opp-hz =3D /bits/ 64 <660000000>; + required-opps =3D <&rpmhpd_opp_turbo>; + }; + + opp-717000000 { + opp-hz =3D /bits/ 64 <717000000>; + required-opps =3D <&rpmhpd_opp_turbo_l1>; + }; + }; + }; + + mdss_dp0: displayport-controller@af54000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0xaf54000 0x0 0x200>, + <0x0 0xaf54200 0x0 0x200>, + <0x0 0xaf55000 0x0 0xc00>, + <0x0 0xaf56000 0x0 0x400>, + <0x0 0xaf57000 0x0 0x400>, + <0x0 0xaf58000 0x0 0x400>, + <0x0 0xaf59000 0x0 0x400>, + <0x0 0xaf5a000 0x0 0x600>, + <0x0 0xaf5b000 0x0 0x600>; + + interrupts-extended =3D <&mdss 12>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_0_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_0_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&dpu_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { + remote-endpoint =3D <&usb_dp_qmpphy_dp_in>; + }; + }; + }; + + mdss_dp0_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-675000000 { + opp-hz =3D /bits/ 64 <675000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + + mdss_dp1: displayport-controller@af5c000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0xaf5c000 0x0 0x200>, + <0x0 0xaf5c200 0x0 0x200>, + <0x0 0xaf5d000 0x0 0xc00>, + <0x0 0xaf5e000 0x0 0x400>, + <0x0 0xaf5f000 0x0 0x400>, + <0x0 0xaf60000 0x0 0x400>, + <0x0 0xaf61000 0x0 0x400>, + <0x0 0xaf62000 0x0 0x600>, + <0x0 0xaf63000 0x0 0x600>; + + interrupts-extended =3D <&mdss 13>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp1_in: endpoint { + remote-endpoint =3D <&mdss_intf4_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp1_out: endpoint { + remote-endpoint =3D <&usb_1_qmpphy_dp_in>; + }; + }; + }; + }; + + mdss_dp2: displayport-controller@af64000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0x0af64000 0x0 0x200>, + <0x0 0x0af64200 0x0 0x200>, + <0x0 0x0af65000 0x0 0xc00>, + <0x0 0x0af66000 0x0 0x400>, + <0x0 0x0af67000 0x0 0x400>, + <0x0 0x0af68000 0x0 0x400>, + <0x0 0x0af69000 0x0 0x400>, + <0x0 0x0af6a000 0x0 0x600>, + <0x0 0x0af6b000 0x0 0x600>; + + interrupts-extended =3D <&mdss 14>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_2_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_2_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + mdss_dp2_in: endpoint { + remote-endpoint =3D <&mdss_intf6_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp2_out: endpoint { + remote-endpoint =3D <&usb_2_qmpphy_dp_in>; + }; + }; + }; + }; + + mdss_dp3: displayport-controller@af6c000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0x0af6c000 0x0 0x200>, + <0x0 0x0af6c200 0x0 0x200>, + <0x0 0x0af6d000 0x0 0xc00>, + <0x0 0x0af6e000 0x0 0x400>, + <0x0 0x0af6f000 0x0 0x400>, + <0x0 0x0af70000 0x0 0x400>, + <0x0 0x0af71000 0x0 0x400>, + <0x0 0x0af72000 0x0 0x600>, + <0x0 0x0af73000 0x0 0x600>; + + interrupts-extended =3D <&mdss 15>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_PIXEL0_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX3_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC>; + assigned-clock-parents =3D <&mdss_dp3_phy 0>, + <&mdss_dp3_phy 1>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dp3_phy>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp3_in: endpoint { + remote-endpoint =3D <&mdss_intf5_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp3_out: endpoint { + }; + }; + }; + }; + }; =20 dispcc: clock-controller@af00000 { compatible =3D "qcom,glymur-dispcc"; reg =3D <0x0 0x0af00000 0x0 0x20000>; clocks =3D <&rpmhcc RPMH_CXO_CLK>, <&sleep_clk>, - <0>, /* dp0 */ - <0>, - <0>, /* dp1 */ - <0>, - <0>, /* dp2 */ - <0>, - <0>, /* dp3 */ - <0>, + <&usb_0_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp0 */ + <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp1 */ + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_2_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp2 */ + <&usb_2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&mdss_dp3_phy 0>, /* dp3 */ + <&mdss_dp3_phy 1>, <0>, /* dsi0 */ <0>, <0>, /* dsi1 */ --=20 2.48.1 From nobody Thu Apr 9 10:33:18 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 897B23D6681 for ; Mon, 9 Mar 2026 14:57:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773068246; cv=none; b=EhTBjWJXvNcNEbsdK6Zrx+hOx1SO7WO//GXocDh95difwBfVX/OkOkbAKnD3IIewt8C+4B5Z6hIbPX9T9hGeGhrdobWH0CprPrlTkzRExUQ9LFD5eAT6DcT1OOrf7MhebyrJMMjRbsj5KWue8AIpekiplIzb+lgCUt2yrgHaoHE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773068246; c=relaxed/simple; bh=GQ7dGMa3tf5kHMlBUxRYraP3OVzeDyIU4kqGDOpcIds=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=p5YFPfUCvAD2Y0j4NtUTtsGIcAo2SgGC0xKC/nCxu6qIHZ+oSKEFSBYi+HFVP8nbam+fO7IUgVBbuRg6/cw4flB2LcLrE/B6VM/3toLWjTVpAfLC1t2AymVAGgKlKrhzT5JYjQF7Tucvde69jAEYYzDlfG8r1XoZUOKbVoclJlE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=mWtLmZbt; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=BmtVdLXn; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="mWtLmZbt"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="BmtVdLXn" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 629EHSOn118856 for ; Mon, 9 Mar 2026 14:57:25 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= XGQUX6uRI0gsVYc6U+7QzY2wZWL8mdiBLQKJb3JDjdQ=; b=mWtLmZbt6CQcfhP6 hyho/9YK68Q0RSO/j88J8ZTRKE02lYAjFoJRfNgAq5/AKvr4p2faBPJzxX9KRtVT dYMEkqgg5/abbdD7ytwCSKguPUsmKdK6j44wb1dO+DRXhCROCNm2nafcwJ/ETz84 YFRgN1S7Vm8d8EM1luSf8Ix9zziPR2yej2f0Y8r5sliBZOsZUwCCgipXieGb7rLt o4ZWypaIRGpqiPNcCcJuh7jfdE1cyBY3N5OALS8Hlwv8i4AHikcVeGp37ioDkWRI BB62GkfcjGOXcdowrw3ZHMrv/x2arcQQ7zgkk3HJOzXp6Si/gjT1X1JYPtz/I4+z ayXxKg== Received: from mail-qv1-f71.google.com (mail-qv1-f71.google.com [209.85.219.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4crd6fdsh8-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 09 Mar 2026 14:57:24 +0000 (GMT) Received: by mail-qv1-f71.google.com with SMTP id 6a1803df08f44-89a0a2afc55so369811626d6.0 for ; Mon, 09 Mar 2026 07:57:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773068243; x=1773673043; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=XGQUX6uRI0gsVYc6U+7QzY2wZWL8mdiBLQKJb3JDjdQ=; b=BmtVdLXnDY5HVIlfXMLBsP/YxQVJCNXspi37947C4OGNrDFvXQobLfDR/3DJiRVeaR JzroNuts2rYlSLQLqOVa8Gzkex3bOLiO44HwNBORR5LGuGzoWloIRymR/aJVTDWitvgK wfC8GdDiVjOgNmJFSi9hLiy8x0u762dZ+YOKQwEfWuhhI4iLArCdBWU4fI+Z980EKAda zcrXS0Zdm9oHAq6ltroDx0B9uCDYd9w+T41v9O+pdkCJzHjvHYKgiVWygPqM5ONwTjM5 Eu8qlTJ4uUOvaajhkJ/oI4ACNx2ogRtBmJzyed8Hjvyjcz30R/d2nJhTUGWypouVR8l6 n1Qw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773068243; x=1773673043; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=XGQUX6uRI0gsVYc6U+7QzY2wZWL8mdiBLQKJb3JDjdQ=; b=AL8s217VO381vkZx+UTDSkSPQNfDv613h8Wy2+h1MQDn/79/MfngyksAWE5OtuD0Do mKOL4IAPUWFlKew2Y3yrZ3w5wWk6zicydH4Ux7BBOnwNpmH1Dx7FsKhskVOPvA5iXBbr DBBiFg95AR3qBgAY3K7h4o3UZn5iCnVTTAv/kMQeZBtG1any0tqWthw6Mpq0688nwf17 dBse3ea63XKlI/lgQsoSG+QvgqBGpRNPZ1RNHCIMwFytBVzEfL7WU/PrKzhVm0D1SftP 16WO0Nqo+n51VP1p1HauQmwrebJbPt373S/QMbmJowYjD+nEe+Km7ca4W6jsaEh5ZI7Y /NzA== X-Forwarded-Encrypted: i=1; AJvYcCWzivhUn2LZteXV4cC0dY6Zv5l4HTEl1wo7DC+yo3lqwnSlT0Mu/iX6iKNzWuKPGdBNwCFDmEw7KaPLhaY=@vger.kernel.org X-Gm-Message-State: AOJu0YxIZJ4UEheu+uYy2NTSyp7fxp7DuQqdhzCX48wPj0nnrn9yfMXV S51AKgvUxAsW2dWYnattGIosU1x/haiLNVS2lEpNNoRMYF1z0MG6popUFFCVwH41ogbClersF3U jcd0FKH+thcEgP0yBF49z20s10SjOQ0+VMqJLkBJmeGLXVVX57hEscZTigt2MNOvDntmY5owoLm o= X-Gm-Gg: ATEYQzx4d659owjj4AdAP7mPfgs0e55FYz8HsosLvo39PIlvF+WUpgSLPhZOZqbpXt9 10xCPj15WTU9oO9SSDW/ZsRVmJPNvsM5gTLBbEfR8PmfFcBxbeAEWwHkCxRPTV2Cmhpn3FLoIEV VdyppulTFMP3VlZLVu73iYlP+GqZ4rs02IVE7pKKqRS+xA013VAmTmHiMI+BUTFOmwG44catbeu FKI6/GSibAyD3jLRGbo2BWg+Ghiu0FH2lKVxaTTL+/46jfOzq8DiiYrpwyba7tnKtLw2vv9dVLi WizzD4oxOOe/ev9ZljRh+CDYjEwIIqx8/a5CQY0IYk7BiQQY4MoxwTd308OGaOr47WNCsulFNbl tlc1WxZG6ZlVUeLuAv1ZLtkZx7fGHow== X-Received: by 2002:a05:620a:700a:b0:8c6:af5b:d50a with SMTP id af79cd13be357-8cd6d4d753dmr1202494785a.43.1773068243497; Mon, 09 Mar 2026 07:57:23 -0700 (PDT) X-Received: by 2002:a05:620a:700a:b0:8c6:af5b:d50a with SMTP id af79cd13be357-8cd6d4d753dmr1202490585a.43.1773068242956; Mon, 09 Mar 2026 07:57:22 -0700 (PDT) Received: from hackbox.lan ([86.121.162.109]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-439dad8ec97sm29906008f8f.5.2026.03.09.07.57.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Mar 2026 07:57:22 -0700 (PDT) From: Abel Vesa Date: Mon, 09 Mar 2026 16:57:14 +0200 Subject: [PATCH v4 2/2] arm64: dts: qcom: glymur-crd: Enable eDP display support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260309-dts-qcom-glymur-crd-add-edp-v4-2-fe4e33acdfb6@oss.qualcomm.com> References: <20260309-dts-qcom-glymur-crd-add-edp-v4-0-fe4e33acdfb6@oss.qualcomm.com> In-Reply-To: <20260309-dts-qcom-glymur-crd-add-edp-v4-0-fe4e33acdfb6@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Pankaj Patil , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Konrad Dybcio , Abel Vesa X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=2623; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=kULyH24uT8TnKoxOXCpwvFcbUOa6RxILB5Fw9MzwpUk=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBprt/Mj/19pD/+uVmFOvnHyxkhd4EWz/ETYCPv7 GRmQtvLKsiJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaa7fzAAKCRAbX0TJAJUV Vo9lD/9So/9LdkUPkOsMObS0QCQ15mpk5ybBgXCP+zr9dSc9W5VNt6JoBJYVzgBC2PgXjxny1tI vuqlG1kaS/2fRHsWwt/z9glMiDC7N2o7tJXczqWY8YhsmUKPAOASDqxzyaqIKnep+EzhZVvLs6I nMgx6sUO/xovLi6MfEevQutWaCAwhi0pxxdOk1XPj7b68r00kOzGfnTTdzGuXuy6tdWO3VER2ZA WqiwuYUAfks+zRW5A8Y71M5Og3Ip8cRj/7H3ljZUSIVw5mhNSCMAIaOqkTXSr3IJD3JnVMIfmJi QaLnx8Ij/HfPIUivt8mE8Bk9Yyv9vxeBKrir3yijf8Wq9NdpzvswdnBId3XVe0YIqPpmd3ODH6G +uZyxzAdYm3WtFcjUp/U60vKcwlb/+vc+gAL0exXJfsbMH87gkh2W4bGAX+71/+OnFLx0CzUHvh eDO7GJLlTKB8R5h6u6RmcdXHfJlh0ubRGxbf3yCUsoiKdv4i1J5tvkaOWlELJc8/20+j/vsG9/X 3TMatDBWi3+3EG7UkZWRuevroLmRP7NobUDM+GI1wa11IXeXKV8Bsvrtz9J0qOFIZR80gq7Sv+1 1akNm3FiqoqsTnxX544Fvl+IXVBxAzX1mv/HVmoJaNJuPLFqR0wH5W/jdBsjkxJwQG0bhF56V8D S1Wt80RHLfUA0KA== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-ORIG-GUID: eW2U20IQfX9hKo5MZP4lSRbwH1WTHorp X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzA5MDEzNSBTYWx0ZWRfX7tu8q0664Wkq 1qPjKX2AHCinu3TvfLLzcVQjR442Zz1VzEOqWbfasWTMQfF5+NXFLkScEiuooIwsWvQb/VSwukc 4gb10yT51AkuTedVlKM4uyRNsP4W3uEthl7ZdY60I/FJJ6EIKBT1HmlUOQAtQvNdCFhysEp8vGI +jLoORh9drbekDTfH9WJ8mJTXXHP86ZsP2nn+TKmrWJFFEfv6bgXK4LkjVEkiLhTgKAJRBeqZWW wo9sszyvO/mHShEiXdE82Z19HKapP4aataa988D+51Dwt/eF+hoYHWxz+a9ZQYx1KTLMENFqimi bRUu3p8C9Oft2tKArf9TV70bUEFUiXfQxuiPkOJJgwT46wBsroVl91tqBsPkBjYnoRFcRCqDiaM y6i9yraOnScojnsmJJz/C38/e3J/AgxqqobD14z/SzZiyeHVKC0OeQBs6pz7Vauy5YcnQoaMO+f iXdhpGnUnUpAG908RMw== X-Proofpoint-GUID: eW2U20IQfX9hKo5MZP4lSRbwH1WTHorp X-Authority-Analysis: v=2.4 cv=RP++3oi+ c=1 sm=1 tr=0 ts=69aedfd4 cx=c_pps a=UgVkIMxJMSkC9lv97toC5g==:117 a=oauzzCmhM186DRC0Y2yWPg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=68_4jy3stEaJOreQ4WQA:9 a=QEXdDO2ut3YA:10 a=1HOtulTD9v-eNWfpl4qZ:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-09_04,2026-03-09_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 priorityscore=1501 malwarescore=0 spamscore=0 phishscore=0 clxscore=1015 bulkscore=0 lowpriorityscore=0 impostorscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603090135 From: Abel Vesa Enable the MDSS (Mobile Display SubSystem) along with the 3rd DisplayPort controller and its PHY in order to bring support for the panel on Glymur CRD platform. Also describe the voltage regulator needed by the eDP panel. Signed-off-by: Abel Vesa Reviewed-by: Konrad Dybcio Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/qcom/glymur-crd.dts | 71 +++++++++++++++++++++++++++++= ++++ 1 file changed, 71 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/glymur-crd.dts b/arch/arm64/boot/dts/= qcom/glymur-crd.dts index a7b30accbd1e..38cdcf662ba7 100644 --- a/arch/arm64/boot/dts/qcom/glymur-crd.dts +++ b/arch/arm64/boot/dts/qcom/glymur-crd.dts @@ -123,6 +123,22 @@ pmic_glink_ss_in1: endpoint { }; }; =20 + vreg_edp_3p3: regulator-edp-3p3 { + compatible =3D "regulator-fixed"; + + regulator-name =3D "VREG_EDP_3P3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + + gpio =3D <&tlmm 70 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&edp_reg_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + }; + vreg_nvme: regulator-nvme { compatible =3D "regulator-fixed"; =20 @@ -460,6 +476,47 @@ ptn3222_1: redriver@47 { }; }; =20 +&mdss { + status =3D "okay"; +}; + +&mdss_dp3 { + /delete-property/ #sound-dai-cells; + + status =3D "okay"; + + aux-bus { + panel { + compatible =3D "samsung,atna60cl08", "samsung,atna33xc20"; + enable-gpios =3D <&tlmm 18 GPIO_ACTIVE_HIGH>; + power-supply =3D <&vreg_edp_3p3>; + + pinctrl-0 =3D <&edp_bl_en>; + pinctrl-names =3D "default"; + + port { + edp_panel_in: endpoint { + remote-endpoint =3D <&mdss_dp3_out>; + }; + }; + }; + }; +}; + +&mdss_dp3_out { + data-lanes =3D <0 1 2 3>; + link-frequencies =3D /bits/ 64 <1620000000 2700000000 5400000000 81000000= 00>; + + remote-endpoint =3D <&edp_panel_in>; +}; + +&mdss_dp3_phy { + vdda-phy-supply =3D <&vreg_l2f_e1_0p83>; + vdda-pll-supply =3D <&vreg_l4f_e1_1p08>; + + status =3D "okay"; +}; + &pcie3b { vddpe-3v3-supply =3D <&vreg_nvmesec>; =20 @@ -593,6 +650,20 @@ &tlmm { <10 2>, /* OOB UART */ <44 4>; /* Security SPI (TPM) */ =20 + edp_bl_en: edp-bl-en-state { + pins =3D "gpio18"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; + + edp_reg_en: edp-reg-en-state { + pins =3D "gpio70"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; + pcie4_default: pcie4-default-state { clkreq-n-pins { pins =3D "gpio147"; --=20 2.48.1