From nobody Thu Apr 9 11:19:00 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 48DC1393DD1 for ; Mon, 9 Mar 2026 10:57:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773053827; cv=none; b=lMRdtqN24RGdN4gwG9T84OSUKwQSXeAoBY1fy73upcxxgEe4nqvvcQfYdDAI7g4vqBOEApypAAIfQYAsoCrEXi/3lkxAB0QoOsgmeijlyPuFZdfyct0d+rcMBDEFZ8je0W60mtYOIPK2hrJbBEbIGp+8cDz0b+7sRnWmXCg+dmg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773053827; c=relaxed/simple; bh=EoCXFpUebrCB3eLLljmtB175b7eB89tb2C5XolScFBU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=qNI1lFoj8HsxHZjzRM/mR93E6sY2OXszXuFH6CzCP4d5iL8XKN0Glid/kcpVCFJYk4ug0Q8PWK6LGyiGHoQSwm43i7s71B6SNT3W56jnNtbnJVRBB16i579OH/Hz7vrlhyk40DCyCoU+fLtX8PX2R4xyjXBD9L2yWLw1Odi3jzw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=mu1i2n/X; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=gl9EICug; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="mu1i2n/X"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="gl9EICug" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6296Q5FL2245269 for ; Mon, 9 Mar 2026 10:57:02 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= HDiLwnIohKXOcQY98meskBFzx6LAACu/bhd80+16XyI=; b=mu1i2n/XLzVAkAvC lQZ00jDPlSV2TZxUILbgEbZuP9RgEaP17+7yNbd+jB3Ny93CaOUQc4cntmanfjmc NMAFPeI5Cq5sa9C3gLIs6Ztk3RCkjJnvjfVVYn4UFkKA5QKCjbrN4uDbsq5bS08G FBbfyHi6Uag34/wrxVS0HycO40NiYYncn9IBOtEobImMg8BGdfk4kRgAFBNtEYCc YkndZOgif0JvOJw/TF/82rL20yj3ccSWZYIHn5Sij1QHEXkmTCoFX+nIa/LVKw4u DoetLbQapV/dpq9OTIGhLY3OeHLGLUF0dP/KppcUtCwwJKCRjoFKypX+jRm7X2GI 6kDU+A== Received: from mail-qk1-f198.google.com (mail-qk1-f198.google.com [209.85.222.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4crc83d2p6-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 09 Mar 2026 10:57:02 +0000 (GMT) Received: by mail-qk1-f198.google.com with SMTP id af79cd13be357-8cd80c4965aso89361385a.1 for ; Mon, 09 Mar 2026 03:57:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773053821; x=1773658621; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=HDiLwnIohKXOcQY98meskBFzx6LAACu/bhd80+16XyI=; b=gl9EICugrxIBz2MBHdJGcddXR6xaPzr5dYHmsSTrLSRa+FDgx5hAzYQml8Icl8+KJO z8OlibI6PuadMrz3gKvId9v9OCGYuGW0xQ88K5oxp7AFfW0tyyeqCBxl9JMZtomYhiSw /k4imDPAFVm2DtxWN+veIbgNbeNdFQCViR+Rn0kO2poFvMdyjG456S2MtiiHftU8PJoc xMhUQVmTrUSfVKObDWPT6bnKQLJey/pqe7+5gft+c20Nh/W6oG1f1+uWHY4WGsdVfU4x te7SQUD/ZQgi3FL+2BjEbMpzIZeCk3JItqDHkB9/X4TPMPPOjp9+FJvZCs+JqfgtRKNs qydg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773053821; x=1773658621; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=HDiLwnIohKXOcQY98meskBFzx6LAACu/bhd80+16XyI=; b=Dcun2V+NoM+MJjj4a4x99Je2yCe77fRMaqjwt1foBixtM6ySO/fXqihdhKNXhSVpm8 LNMnXssVrXfBVoiq90M04LtRfXzsk72jx7g/Vlq8YaIS5EoacOdBny7MIOx3FwCrrfCG EuGPx3rULwuM9dg/g1h/ZEmnj6+QnVc8cdbWEjkNU7QxDkpkTg47lxJ23ZuSQlyfPlg3 2U0btKjBkv8U+D7XeilQo6rh+UuyyNm+pYoaiaKk59Rc7Wwav1GS0iBLAGScAepDNLnr 9Wkop29wl1DQMFBk2FgQfmU5wS3A3qGQPcqtHVVkw3B+exEJKvAGFaH/rxQB3GAfC2gd aeQg== X-Forwarded-Encrypted: i=1; AJvYcCXN81PQNH8kJ83YAxIPzMUeq2yW8fSEXGnUISfMb8naxeK9S/piFpxMIJgyMfe7tKClvchakq+nbqcacDM=@vger.kernel.org X-Gm-Message-State: AOJu0YzB+AA44tgLn4gUAp2Jg3gyjeReNFbcfZaeOTJC1oDPr+eMxv0O zPuzaR4nxn7weQHlx/wfp4vM+rcl6zt9MyBVt3YNbeyxKgucrhaW02Dq3PLxOO9wIGfPhPYfsIi xVKXBrKWQ2Gd0nU7MTxA5oG9O9/mGIQrpPI72gm0GKCpbFFPvQz3VmpfcfXta2/gPpy0= X-Gm-Gg: ATEYQzzUW72apDW6N8+08nkyugX51UvskAgYp6mKjFH8jjHaz2JspKFOYyb/VE8YweH d1lpgBdUAu3wYPeSn9j9WG6g+rDx8++P34Xm60GxlXNbAqJQt0cO8Zxnper91HePhlHGXQ15VL1 6K1jL02Lr0IoNJ6bgwYPiHMcrCvHQAsG1qmMZqQAmoGOUwLIX0xK5VlGPXCvf6Gv6eWt7y82cmV tljCu+RJRqcasO6OOXpi9o43xHiLoNM3gnzOddkYr+93T/aBRMeRxp43Ra+wNPdKxS2zG7X13p4 EL7I2rsuEqyya5hsthldrW8BD/bJRsDyYFasrSmtzOhop0//N062fYN9v27Zuu2p2mblJLy4kjU PC7H6H4IH6Ps+NTDGNadGAVS7QPoJ5g== X-Received: by 2002:a05:620a:190e:b0:8cd:8ce4:c0ad with SMTP id af79cd13be357-8cd8ce4c8cdmr199056185a.22.1773053821413; Mon, 09 Mar 2026 03:57:01 -0700 (PDT) X-Received: by 2002:a05:620a:190e:b0:8cd:8ce4:c0ad with SMTP id af79cd13be357-8cd8ce4c8cdmr199052285a.22.1773053820893; Mon, 09 Mar 2026 03:57:00 -0700 (PDT) Received: from hackbox.lan ([86.121.162.109]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-439dada3b43sm26169971f8f.13.2026.03.09.03.56.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Mar 2026 03:56:59 -0700 (PDT) From: Abel Vesa Date: Mon, 09 Mar 2026 12:56:51 +0200 Subject: [PATCH v4 1/3] dt-bindings: usb: qcom,dwc3: Allow high-speed interrupt on Glymur, Hamoa and Milos Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260309-dts-qcom-glymur-add-usb-support-v4-1-6bdc41f58d18@oss.qualcomm.com> References: <20260309-dts-qcom-glymur-add-usb-support-v4-0-6bdc41f58d18@oss.qualcomm.com> In-Reply-To: <20260309-dts-qcom-glymur-add-usb-support-v4-0-6bdc41f58d18@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Greg Kroah-Hartman , Wesley Cheng Cc: Pankaj Patil , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-usb@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=1076; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=EoCXFpUebrCB3eLLljmtB175b7eB89tb2C5XolScFBU=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBprqd1aqqJKIRh+N2sgZHRqrHQi3HjJu70xF6WF GHqiz8d1zKJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaa6ndQAKCRAbX0TJAJUV ViwOD/0VWHfA76EiN5qNwYEuDyT1o+xqk/dAWpq4qBIfJzmkQZIaLxgZ8bRb7x0pyr+1zG19m4u 2INmhHoN/Xk4zin8UklIVhZjcOYYuAJkKwDkv8syVV8TAcfD4AcFDT91B/Nht+MScO8Knwgrrvp PCcuGAdI9nTpYzzJzLgjMSkI0K/Iw/I9HCeoqwWyoG9Ficw597aV+IOe6xNlCu1p0zVR57CxHfD 867y4uHG1N/L+AW3wFprCUm8sw+/DexlgHC/vWgcVTmJvikZrkWryXHVp+mnHlkYlw+ikPhVX0q tl20eVuPjFHpSR8imd8sT090or0FjOdZ/bqsp/MgyG/WBCxsJ7OjyssduM5SpDjXK4R3lvmpdFv FJFqj/DysU9LhBhjCTpAKii072zYxZa2QPRzOO345Ct0SWipmKSEbs3kO2rAPjvEV/aiXUg4GBo aiePWPS2PHkM/lVpp2IyEGs3D+VjuQVIsNYH67gWU61EoM01ldyY1mt6jmxNqLiaM8zunOLjf8/ M3Nr09otXH+DLLxhzu13rpWME7oEcm8W65Gc/lfI2cU6eX68g/Qo3pSKaCwvaYguz9hnL5g6g9d sypbuoM/UXZaeJHgtvke1jigXbeE/1t7sflYe1CktzkmJvleeaV4COOHvK8d4pP+H8/usYs9Dpg Ig++UWLbMp/3sxQ== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Authority-Analysis: v=2.4 cv=R9UO2NRX c=1 sm=1 tr=0 ts=69aea77e cx=c_pps a=qKBjSQ1v91RyAK45QCPf5w==:117 a=oauzzCmhM186DRC0Y2yWPg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=vx3hbeaYKRubAM7LXykA:9 a=QEXdDO2ut3YA:10 a=NFOGd7dJGGMPyQGDc5-O:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzA5MDEwMCBTYWx0ZWRfX1UtGE6Dj1/rV 2oWKMJqIJJ0CDA7bJxOHgN27nivcLXEOO+3S5ovt9qJzzEI/bs+Ls2prrUs5xrBkom4uT/TrJGw K+bsVcKvcMCoSmoDOYF5uRe2t4qUJDbQ5qpZp2TPoVvRlJ55uu4rouc3UUy2YATfu74V8cUwPO9 utapB3BQ4r4D9HQ+enZO+R9KXDXaJ4+m74FYlT4E5xuCDdPb9NsBC9wLDj4+VCxmQalbSqhqGzO vdoLOIx8X53SYSKHOGq5tlMgVnW9tMsM0XlmfxnPEznulTRy3EWdON/reiQgdLNXn/jvSssf19P /o6Ft928iOpmJ+QBYKZqtkkjWg/f8OP+y7csELgl52AM5QACrQz9T/FkXqtMGlRxpkXnRZctVYj /AdrJwE83HUVeDsrsAKM0AE+/UWhDOGI4xEpuoWs02bZFPkqj4DN6M8QT43VV/UZXI/URZU96Cb BMWlPe9qEMbBRh2wqsQ== X-Proofpoint-ORIG-GUID: g9CG81A75kjYAMoNk8ZpaGwl9vGuAtMo X-Proofpoint-GUID: g9CG81A75kjYAMoNk8ZpaGwl9vGuAtMo X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-09_03,2026-03-06_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 phishscore=0 bulkscore=0 adultscore=0 priorityscore=1501 spamscore=0 malwarescore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603090100 Some of the controllers found of these platforms can be tied up to a single high-speed PHY, basically rendering them as USB 2.0 controllers. So in this case, the interrupt to the Synopsys DesignWare Core is coming from the high-speed PHY, so allow the interrupt to reflect that. Acked-by: Rob Herring (Arm) Signed-off-by: Abel Vesa --- Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml b/Do= cumentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml index 7d784a648b7d..f879e2e104c4 100644 --- a/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml +++ b/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml @@ -500,7 +500,7 @@ allOf: - const: pwr_event - const: dp_hs_phy_irq - const: dm_hs_phy_irq - - const: ss_phy_irq + - enum: [hs_phy_irq, ss_phy_irq] =20 - if: properties: --=20 2.48.1 From nobody Thu Apr 9 11:19:00 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0111D39447F for ; Mon, 9 Mar 2026 10:57:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773053832; cv=none; b=bSi4c88/mOJMA6g2Unrm81hYAK0wglr7hP1L+ZqJ0TB/+wgzYc7smpS467EIAy0fzZwzK9V4w2x+xAU6haISiTTQ7qKux9O5dnQOjs4ocIDNMJh7MyWGUeiP/HtAy9G2VNN4k+cbGqFoLW659aiXMSrPd8q/94ovKUM69XFG8Ig= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773053832; c=relaxed/simple; bh=0+Yhc7POgUggakNW4MJg9qkgGC10p70i3tMx/+HNDKk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=qdvT8Ga3zw1NQuuIl1sYUh4631GspXbdnJr+I5aJ6MSJ3NYR5SQU4fksV9WiISPFGnw3O3VDt3p2uSBwOKcEN2Kl2W+DiKsBApGcjKvz/JrKZxCmIAQgTG2Nbj8X+BO8e3KX7Yd3OhNRYfHiCXQTJnfehzsODa1s0XTKJEVLGH0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=eQKqFxEb; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=WXkZueVU; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="eQKqFxEb"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="WXkZueVU" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 629AQaFd1588151 for ; Mon, 9 Mar 2026 10:57:05 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= YBHLaQwgjdoL26k+i+RyUBS9o5DoVnikuc9DOP3pIbs=; b=eQKqFxEborhVa/8G X7QuYNDmtG1/Xcorsi42ZBc+5L5Z8+XAia7wgknXNfHcN7mUYab3yZN3przsaQ2n tW8hSenrUKsyhht7x+d8/sl47HVPRez49/q17HuKczVpFk46y03YS4+Z/Ro+9nol Op4SMpr9gzorzCTHN3+J36KUiMfUnC/SZ6tb9XOI05IpPav3F/EwDdXVgbiHMfxv 7nNW8BiScx5kZN8OQxWbhRLf0I2mvViKJaWNkIGMQXEjeAcgCWwwVmwKUpBICPEL l/2fZsBdqNaB3iipqsNk6j1+Grp94RQav5l9mM2R97hQJx4nDAuiwXEmJMEziPc5 49vT0Q== Received: from mail-qk1-f198.google.com (mail-qk1-f198.google.com [209.85.222.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4csqcy977n-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 09 Mar 2026 10:57:05 +0000 (GMT) Received: by mail-qk1-f198.google.com with SMTP id af79cd13be357-8cd91c0262fso33069885a.1 for ; Mon, 09 Mar 2026 03:57:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773053824; x=1773658624; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=YBHLaQwgjdoL26k+i+RyUBS9o5DoVnikuc9DOP3pIbs=; b=WXkZueVUnh5MhlGnIisdvv6ZavOo92Cne3kOBEqwANhEiHp17xtXbvM0yKMm90qo2N I+iGtHw7OsWISWmvosrEeLjxKteqp4E52pzo2pRnxjJUD+Y2OTTC6/60uFya1wGgg/uc V+WKZKThHs8ybBPCnhECmTHos63CTxtjrdXd2zYXAnMzu8aT6CZQ92KpofLcjSXJTyND ltbaPX9CMMUd1F7uyKWygTfXzB4KnxVlOAWGp8ACFh1Iye52eUcSOP7m9q8A37L6MxZ5 kAZiiUFo+A5C8iy0pjhJVYkWAqe+yeRpRoUnE7MWwxaB+PabNdaFFiyzWIXSrv322Ryy XW4w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773053824; x=1773658624; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=YBHLaQwgjdoL26k+i+RyUBS9o5DoVnikuc9DOP3pIbs=; b=UodXk2kNbTrZVxhcbEJ986Uw+/+jxHe0S8VUD1l6HW7Bs04DHBoFUi6+pZiXIIpW5R M8Q4shdk5dKzNoDQX3i+7rHqNvdZA9N80lAt293TJUZ5keynNZFJnr0i8a6dLdwF042o c3Z25aAZPNzhxCbkL5biQFG7YYuPkS8+gOrkxLoJFZNwrfa38YEX8SRBZijfhpt2WQA5 LMumGf+rLAl4hubr3rPRMC+2JU0tVf3njbt7xPt3S9NjtXf4NQ/EOkQRot0GZjnFeMNe 6UWCKnYamtZTSfMrLDxNXRQxonruBim+TdQPix5qzdgZskP9sxRrMs9N/QnM8rLwEGUg SstQ== X-Forwarded-Encrypted: i=1; AJvYcCV9lBvWH4p9MDqwaJ3USUxbWNW++C9UYsD1wvVpVvll+EoZ42JKGfPgmwAw+Eug3tHNezz7Sif5gG3vl44=@vger.kernel.org X-Gm-Message-State: AOJu0YzCpnPVEl/iwL5eMfQuoJZFsBdDPhh7XzJVwk9srmfC/uc7nEV9 HcQYqZiNSIyLEGSDQxlMQMQDWEc49C7G442t/WK8vbBk2jFj63rHSsNQE1psr0JhQAlAWfibbNk ijdpTJ8bQNAIjGm7P7VAg19No9OZVCZiB0iHWBzyhi0WadO80UWqZDWMH3BZToXezIaZh7mqVHn s= X-Gm-Gg: ATEYQzwclI+FdLupiQwWuAXwvuY/yri30FKFLnq9FxbknZbBrSbQ99xrR5BeM2t8B8/ FDP7EN+rAjrCrklVeNhW5BWPE4Qa+g0M8NkZ8lUSljDAyrik4mWm2mS1XLosMHHCJVzafcVO4sO pav1C3wsI30H4c2wnOjAVRtTcu4Lhkr9cQaJpx5jZiku7+0QSYFydDvvuiFQKy4YFSmFIhipJBY XeR683ReP0knIXOiXTtenk1U1VutrnW4dJhh3Bjoa7nnexdqn/M/VMBeIS7wb7ApM25Xox/6EE1 gHinJvS0E9YZ+oC6mUW8jq1P4h7rBjHwVGMt073ic9nyavpmYZI9tP7MSaYMdzQ7HpY4bIeZw4r bxxMxeIYj9G1D0NFyDssF1QQOe1fWcg== X-Received: by 2002:a05:620a:4588:b0:8c9:ea1c:f21e with SMTP id af79cd13be357-8cd6d40b0a0mr1274570285a.10.1773053823562; Mon, 09 Mar 2026 03:57:03 -0700 (PDT) X-Received: by 2002:a05:620a:4588:b0:8c9:ea1c:f21e with SMTP id af79cd13be357-8cd6d40b0a0mr1274566485a.10.1773053822846; Mon, 09 Mar 2026 03:57:02 -0700 (PDT) Received: from hackbox.lan ([86.121.162.109]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-439dada3b43sm26169971f8f.13.2026.03.09.03.57.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Mar 2026 03:57:01 -0700 (PDT) From: Abel Vesa Date: Mon, 09 Mar 2026 12:56:52 +0200 Subject: [PATCH v4 2/3] arm64: dts: qcom: glymur: Add USB related nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260309-dts-qcom-glymur-add-usb-support-v4-2-6bdc41f58d18@oss.qualcomm.com> References: <20260309-dts-qcom-glymur-add-usb-support-v4-0-6bdc41f58d18@oss.qualcomm.com> In-Reply-To: <20260309-dts-qcom-glymur-add-usb-support-v4-0-6bdc41f58d18@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Greg Kroah-Hartman , Wesley Cheng Cc: Pankaj Patil , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-usb@vger.kernel.org, Abel Vesa , Wesley Cheng , Konrad Dybcio X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=19046; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=HWaN+WoGNnre5q8sxms5r2sgqwXvmemrciuZDsZU2ok=; b=kA0DAAoBG19EyQCVFVYByyZiAGmup3agYDCiKsOtnWQXVXhVhwcasvtVLRQie3rtPoDS09JgZ okCMwQAAQoAHRYhBE7z7hFOeo8qyqfRuBtfRMkAlRVWBQJprqd2AAoJEBtfRMkAlRVWZzIQAIcv G2VLBmQG8LmQvCBL+hjFOk5yqN9jPpfyLFaHvBf/XVYu9uC8wQB4ie1F/uaGBQmDK4k7W2zEDEH CCsbxRXgZjFSe8AXN768JVP1gvhsFOeMSwToEhCXbmvlKA0X7/Y+1XfeUZRsCod+rVRlK5P5ohp n7p5/Re4mV2uEk4KRazgA8uVdHvsYfQUHWeiZeA0tS30bh7GVBTPBCbDyimDv8XfcXHJ5Iklv9h PbePi4/WueUhitk9ho+w+Lu8CpbUdpqUpKhAn8ifFubdvMHVn/tYV+/DrXgmBWX2sVwLT1BeQoJ 2YK8XJw82+V4GozQtTCVho0sAesRQqMNYhVBvliH0kzAML3ZX0/XxbMlVJbHC3E9JdxxOLToyYj PV7VD6l84/AjVpQxEN9dqETQy+oPKilauAnIG4+uZfQiQXCJXgfqZ0+GVIKcImxjgji/Y/n27n5 udzYeFc1orEwOUMHETFmDU+QCIdTkLsvxySGxyZZO9Tqz3PEcuoO8NWyADNXpDx5F46QAnAS6ha QaFPO0WicO46yx6/GWWPLv5dWGdU+uxdSqqflapRTauLAGIWl7yADkNXYAO8IbmIgtGfm59oi27 Bwx0rr4EDr1CQUm9oCJU8TM2vucm7AsAMieO0rFh1JWm9k8xN9goBNlEku69+L/+qiT9mEdud+V X20pQ X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzA5MDEwMCBTYWx0ZWRfX9YAYcaEBocBs sYGbyETrBQOBj1Vgfc8pdZxscv/plH6OBzlCoaNCkWfZRS5LHcLlAdsMDxozPeteQc6+3nS/YXE BvnmoRL8LjoMZr44PxPTapMnqIHIO0aeJBiAb4RHTHd/DszrpftSP+ABe/uxn50+0Yw7vXOrzP3 GeWdCYKVkhNdJMIy1DYIv1MLLBT0z4JlnCbLAiRZR1bdT7KNQd5Nu+U0ijQeCdZcv53M9fCsj7b XIrpI//F1ktKSI696y/FaGFyUaVkJyDudYCgA3ljYYQRiM8xf1SHAC6guWOO/ZPsONY8o7p2/8z TPe7A2/GFeB+r0L2h9zVsrtvAcPZonq0cGBtMPMlfzJN4h3FKpSPjJz3cr5baJahK+5TYArN1sy vgPwP/M02cbVduVYfqVaaNoqEXzPzexWXSL1hp0GYFrDvmJiQEgKYFn8dS0uOtnx18glUpYEiQ1 og7CZiF5lNEW/5ZXl5A== X-Authority-Analysis: v=2.4 cv=QJtlhwLL c=1 sm=1 tr=0 ts=69aea781 cx=c_pps a=qKBjSQ1v91RyAK45QCPf5w==:117 a=oauzzCmhM186DRC0Y2yWPg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=8wER65Pd3tfT56eRIC8A:9 a=QEXdDO2ut3YA:10 a=NFOGd7dJGGMPyQGDc5-O:22 X-Proofpoint-ORIG-GUID: RZmCJX6AeRI9Z_qPFzg9se1mvP27jKOI X-Proofpoint-GUID: RZmCJX6AeRI9Z_qPFzg9se1mvP27jKOI X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-09_03,2026-03-06_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 suspectscore=0 adultscore=0 spamscore=0 phishscore=0 lowpriorityscore=0 malwarescore=0 priorityscore=1501 bulkscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603090100 From: Wesley Cheng The Glymur USB system contains 3 USB type C ports, 1 USB multiport controller and a USB 2.0 only controller. This encompasses 5 SS USB QMP PHYs (3 combo and 2 uni) and 6 M31 eUSB2 PHYs. All controllers are SNPS DWC3 based, so describe them as flattened DWC3 QCOM nodes. Signed-off-by: Wesley Cheng Co-developed-by: Abel Vesa Reviewed-by: Konrad Dybcio Tested-by: Pankaj Patil Signed-off-by: Abel Vesa Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/glymur.dtsi | 691 +++++++++++++++++++++++++++++++= +++- 1 file changed, 686 insertions(+), 5 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qco= m/glymur.dtsi index e269cec7942c..2aa9af8c96ce 100644 --- a/arch/arm64/boot/dts/qcom/glymur.dtsi +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi @@ -750,11 +750,11 @@ gcc: clock-controller@100000 { <0>, /* UFS PHY RX Symbol 0 */ <0>, /* UFS PHY RX Symbol 1 */ <0>, /* UFS PHY TX Symbol 0 */ - <0>, /* USB3 PHY 0 */ - <0>, /* USB3 PHY 1 */ - <0>, /* USB3 PHY 2 */ - <0>, /* USB3 UNI PHY pipe 0 */ - <0>, /* USB3 UNI PHY pipe 1 */ + <&usb_0_qmpphy QMP_USB43DP_USB3_PIPE_CLK>, + <&usb_1_qmpphy QMP_USB43DP_USB3_PIPE_CLK>, + <&usb_2_qmpphy QMP_USB43DP_USB3_PIPE_CLK>, + <&usb_mp_qmpphy0 QMP_USB43DP_USB3_PIPE_CLK>, + <&usb_mp_qmpphy1 QMP_USB43DP_USB3_PIPE_CLK>, <0>, /* USB4 PHY 0 pcie pipe */ <0>, /* USB4 PHY 0 Max pipe */ <0>, /* USB4 PHY 1 pcie pipe */ @@ -2264,6 +2264,254 @@ &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>, }; }; =20 + usb_hs_phy: phy@fa0000 { + compatible =3D "qcom,glymur-m31-eusb2-phy", + "qcom,sm8750-m31-eusb2-phy"; + reg =3D <0x0 0x00fa0000 0x0 0x154>; + #phy-cells =3D <0>; + + clocks =3D <&tcsr TCSR_USB2_1_CLKREF_EN>; + clock-names =3D "ref"; + + resets =3D <&gcc GCC_QUSB2PHY_USB20_HS_BCR>; + + status =3D "disabled"; + }; + + usb_mp_hsphy0: phy@fa1000 { + compatible =3D "qcom,glymur-m31-eusb2-phy", + "qcom,sm8750-m31-eusb2-phy"; + + reg =3D <0x0 0x00fa1000 0x0 0x29c>; + #phy-cells =3D <0>; + + clocks =3D <&tcsr TCSR_USB2_1_CLKREF_EN>; + clock-names =3D "ref"; + + resets =3D <&gcc GCC_QUSB2PHY_HS0_MP_BCR>; + + status =3D "disabled"; + }; + + usb_mp_hsphy1: phy@fa2000 { + compatible =3D "qcom,glymur-m31-eusb2-phy", + "qcom,sm8750-m31-eusb2-phy"; + + reg =3D <0x0 0x00fa2000 0x0 0x29c>; + #phy-cells =3D <0>; + + clocks =3D <&tcsr TCSR_USB2_2_CLKREF_EN>; + clock-names =3D "ref"; + + resets =3D <&gcc GCC_QUSB2PHY_HS1_MP_BCR>; + + status =3D "disabled"; + }; + + usb_mp_qmpphy0: phy@fa3000 { + compatible =3D "qcom,glymur-qmp-usb3-uni-phy"; + reg =3D <0x0 0x00fa3000 0x0 0x2000>; + + clocks =3D <&gcc GCC_USB3_MP_PHY_AUX_CLK>, + <&tcsr TCSR_USB3_0_CLKREF_EN>, + <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_USB3_MP_PHY_COM_AUX_CLK>, + <&gcc GCC_USB3_MP_PHY_PIPE_0_CLK>; + clock-names =3D "aux", + "clkref", + "ref", + "com_aux", + "pipe"; + + power-domains =3D <&gcc GCC_USB3_MP_SS0_PHY_GDSC>; + + resets =3D <&gcc GCC_USB3_MP_SS0_PHY_BCR>, + <&gcc GCC_USB3UNIPHY_PHY_MP0_BCR>; + reset-names =3D "phy", + "phy_phy"; + + clock-output-names =3D "usb3_uni_phy_0_pipe_clk_src"; + #clock-cells =3D <0>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + usb_mp_qmpphy1: phy@fa5000 { + compatible =3D "qcom,glymur-qmp-usb3-uni-phy"; + reg =3D <0x0 0x00fa5000 0x0 0x2000>; + + clocks =3D <&gcc GCC_USB3_MP_PHY_AUX_CLK>, + <&tcsr TCSR_USB3_1_CLKREF_EN>, + <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_USB3_MP_PHY_COM_AUX_CLK>, + <&gcc GCC_USB3_MP_PHY_PIPE_1_CLK>; + clock-names =3D "aux", + "clkref", + "ref", + "com_aux", + "pipe"; + + power-domains =3D <&gcc GCC_USB3_MP_SS1_PHY_GDSC>; + + resets =3D <&gcc GCC_USB3_MP_SS1_PHY_BCR>, + <&gcc GCC_USB3UNIPHY_PHY_MP1_BCR>; + reset-names =3D "phy", + "phy_phy"; + + clock-output-names =3D "usb3_uni_phy_1_pipe_clk_src"; + + #clock-cells =3D <0>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + usb_0_hsphy: phy@fd3000 { + compatible =3D "qcom,glymur-m31-eusb2-phy", + "qcom,sm8750-m31-eusb2-phy"; + + reg =3D <0x0 0x00fd3000 0x0 0x29c>; + #phy-cells =3D <0>; + + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "ref"; + + resets =3D <&gcc GCC_QUSB2PHY_PRIM_BCR>; + + status =3D "disabled"; + }; + + usb_0_qmpphy: phy@fd5000 { + compatible =3D "qcom,glymur-qmp-usb3-dp-phy"; + reg =3D <0x0 0x00fd5000 0x0 0x8000>; + + clocks =3D <&gcc GCC_USB3_PRIM_PHY_AUX_CLK>, + <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_USB3_PRIM_PHY_COM_AUX_CLK>, + <&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>; + clock-names =3D "aux", + "ref", + "com_aux", + "usb3_pipe"; + + resets =3D <&gcc GCC_USB3_PHY_PRIM_BCR>, + <&gcc GCC_USB3PHY_PHY_PRIM_BCR>; + + reset-names =3D "phy", + "common"; + + power-domains =3D <&gcc GCC_USB_0_PHY_GDSC>; + + #clock-cells =3D <1>; + #phy-cells =3D <1>; + + mode-switch; + orientation-switch; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + usb_0_qmpphy_out: endpoint { + }; + }; + + port@1 { + reg =3D <1>; + + usb_0_qmpphy_usb_ss_in: endpoint { + remote-endpoint =3D <&usb_0_dwc3_ss>; + }; + }; + + port@2 { + reg =3D <2>; + + usb_dp_qmpphy_dp_in: endpoint { + }; + }; + }; + }; + + usb_1_hsphy: phy@fdd000 { + compatible =3D "qcom,glymur-m31-eusb2-phy", + "qcom,sm8750-m31-eusb2-phy"; + + reg =3D <0x0 0x00fdd000 0x0 0x29c>; + #phy-cells =3D <0>; + + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "ref"; + + resets =3D <&gcc GCC_QUSB2PHY_SEC_BCR>; + + status =3D "disabled"; + }; + + usb_1_qmpphy: phy@fde000 { + compatible =3D "qcom,glymur-qmp-usb3-dp-phy"; + reg =3D <0x0 0x00fde000 0x0 0x8000>; + + clocks =3D <&gcc GCC_USB3_SEC_PHY_AUX_CLK>, + <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_USB3_SEC_PHY_COM_AUX_CLK>, + <&gcc GCC_USB3_SEC_PHY_PIPE_CLK>, + <&tcsr TCSR_USB4_1_CLKREF_EN>; + clock-names =3D "aux", + "ref", + "com_aux", + "usb3_pipe", + "clkref"; + + power-domains =3D <&gcc GCC_USB_1_PHY_GDSC>; + + resets =3D <&gcc GCC_USB3_PHY_SEC_BCR>, + <&gcc GCC_USB3PHY_PHY_SEC_BCR>; + reset-names =3D "phy", + "common"; + + #clock-cells =3D <1>; + #phy-cells =3D <1>; + + mode-switch; + orientation-switch; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + usb_1_qmpphy_out: endpoint { + }; + }; + + port@1 { + reg =3D <1>; + + usb_1_qmpphy_usb_ss_in: endpoint { + remote-endpoint =3D <&usb_1_dwc3_ss>; + }; + }; + + port@2 { + reg =3D <2>; + + usb_1_qmpphy_dp_in: endpoint { + }; + }; + }; + }; + cnoc_main: interconnect@1500000 { compatible =3D "qcom,glymur-cnoc-main"; reg =3D <0x0 0x01500000 0x0 0x17080>; @@ -3367,6 +3615,439 @@ lpass_ag_noc: interconnect@7e40000 { #interconnect-cells =3D <2>; }; =20 + usb_2_hsphy: phy@88e0000 { + compatible =3D "qcom,glymur-m31-eusb2-phy", + "qcom,sm8750-m31-eusb2-phy"; + + reg =3D <0x0 0x088e0000 0x0 0x29c>; + #phy-cells =3D <0>; + + clocks =3D <&tcsr TCSR_USB2_4_CLKREF_EN>; + clock-names =3D "ref"; + + resets =3D <&gcc GCC_QUSB2PHY_TERT_BCR>; + + status =3D "disabled"; + }; + + usb_2_qmpphy: phy@88e1000 { + compatible =3D "qcom,glymur-qmp-usb3-dp-phy"; + reg =3D <0x0 0x088e1000 0x0 0x8000>; + + clocks =3D <&gcc GCC_USB3_TERT_PHY_AUX_CLK>, + <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_USB3_TERT_PHY_COM_AUX_CLK>, + <&gcc GCC_USB3_TERT_PHY_PIPE_CLK>, + <&tcsr TCSR_USB4_2_CLKREF_EN>; + clock-names =3D "aux", + "ref", + "com_aux", + "usb3_pipe", + "clkref"; + + power-domains =3D <&gcc GCC_USB_2_PHY_GDSC>; + + resets =3D <&gcc GCC_USB3_PHY_TERT_BCR>, + <&gcc GCC_USB3PHY_PHY_TERT_BCR>; + reset-names =3D "phy", + "common"; + + #clock-cells =3D <1>; + #phy-cells =3D <1>; + + mode-switch; + orientation-switch; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + usb_2_qmpphy_out: endpoint { + }; + }; + + port@1 { + reg =3D <1>; + + usb_2_qmpphy_usb_ss_in: endpoint { + remote-endpoint =3D <&usb_2_dwc3_ss>; + }; + }; + + port@2 { + reg =3D <2>; + + usb_2_qmpphy_dp_in: endpoint { + }; + }; + }; + }; + + usb_0: usb@a600000 { + compatible =3D "qcom,glymur-dwc3", "qcom,snps-dwc3"; + reg =3D <0x0 0x0a600000 0x0 0xfc100>; + + clocks =3D <&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>, + <&gcc GCC_USB30_PRIM_MASTER_CLK>, + <&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>, + <&gcc GCC_USB30_PRIM_SLEEP_CLK>, + <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>, + <&gcc GCC_CFG_NOC_USB_ANOC_AHB_CLK>, + <&gcc GCC_CFG_NOC_USB_ANOC_SOUTH_AHB_CLK>; + clock-names =3D "cfg_noc", + "core", + "iface", + "sleep", + "mock_utmi", + "noc_aggr_north", + "noc_aggr_south"; + + interrupts-extended =3D <&intc GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 371 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 90 IRQ_TYPE_EDGE_BOTH>, + <&pdc 60 IRQ_TYPE_EDGE_BOTH>, + <&pdc 17 IRQ_TYPE_EDGE_BOTH>; + interrupt-names =3D "dwc_usb3", + "pwr_event", + "dp_hs_phy_irq", + "dm_hs_phy_irq", + "ss_phy_irq"; + + power-domains =3D <&gcc GCC_USB30_PRIM_GDSC>; + resets =3D <&gcc GCC_USB30_PRIM_BCR>; + + iommus =3D <&apps_smmu 0x1420 0x0>; + phys =3D <&usb_0_hsphy>, + <&usb_0_qmpphy QMP_USB43DP_USB3_PHY>; + phy-names =3D "usb2-phy", + "usb3-phy"; + + snps,hird-threshold =3D /bits/ 8 <0x0>; + snps,dis-u1-entry-quirk; + snps,dis-u2-entry-quirk; + snps,is-utmi-l1-suspend; + snps,usb3_lpm_capable; + snps,has-lpm-erratum; + tx-fifo-resize; + snps,dis_u2_susphy_quirk; + snps,dis_enblslpm_quirk; + + usb-role-switch; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + usb_0_dwc3_hs: endpoint { + }; + }; + + port@1 { + reg =3D <1>; + + usb_0_dwc3_ss: endpoint { + remote-endpoint =3D <&usb_0_qmpphy_usb_ss_in>; + }; + }; + }; + }; + + usb_1: usb@a800000 { + compatible =3D "qcom,glymur-dwc3", "qcom,snps-dwc3"; + reg =3D <0x0 0x0a800000 0x0 0xfc100>; + + clocks =3D <&gcc GCC_CFG_NOC_USB3_SEC_AXI_CLK>, + <&gcc GCC_USB30_SEC_MASTER_CLK>, + <&gcc GCC_AGGRE_USB3_SEC_AXI_CLK>, + <&gcc GCC_USB30_SEC_SLEEP_CLK>, + <&gcc GCC_USB30_SEC_MOCK_UTMI_CLK>, + <&gcc GCC_CFG_NOC_USB_ANOC_AHB_CLK>, + <&gcc GCC_CFG_NOC_USB_ANOC_SOUTH_AHB_CLK>; + clock-names =3D "cfg_noc", + "core", + "iface", + "sleep", + "mock_utmi", + "noc_aggr_north", + "noc_aggr_south"; + + interrupts-extended =3D <&intc GIC_SPI 875 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 369 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 88 IRQ_TYPE_EDGE_BOTH>, + <&pdc 87 IRQ_TYPE_EDGE_BOTH>, + <&pdc 76 IRQ_TYPE_EDGE_BOTH>; + interrupt-names =3D "dwc_usb3", + "pwr_event", + "dp_hs_phy_irq", + "dm_hs_phy_irq", + "ss_phy_irq"; + + resets =3D <&gcc GCC_USB30_SEC_BCR>; + power-domains =3D <&gcc GCC_USB30_SEC_GDSC>; + + iommus =3D <&apps_smmu 0x1460 0x0>; + + phys =3D <&usb_1_hsphy>, + <&usb_1_qmpphy QMP_USB43DP_USB3_PHY>; + phy-names =3D "usb2-phy", + "usb3-phy"; + + snps,hird-threshold =3D /bits/ 8 <0x0>; + snps,dis-u1-entry-quirk; + snps,dis-u2-entry-quirk; + snps,is-utmi-l1-suspend; + snps,usb3_lpm_capable; + snps,has-lpm-erratum; + tx-fifo-resize; + snps,dis_u2_susphy_quirk; + snps,dis_enblslpm_quirk; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + usb_1_dwc3_hs: endpoint { + }; + }; + + port@1 { + reg =3D <1>; + + usb_1_dwc3_ss: endpoint { + remote-endpoint =3D <&usb_1_qmpphy_usb_ss_in>; + }; + }; + }; + }; + + usb_2: usb@a000000 { + compatible =3D "qcom,glymur-dwc3", "qcom,snps-dwc3"; + reg =3D <0x0 0x0a000000 0x0 0xfc100>; + + clocks =3D <&gcc GCC_CFG_NOC_USB3_TERT_AXI_CLK>, + <&gcc GCC_USB30_TERT_MASTER_CLK>, + <&gcc GCC_AGGRE_USB3_TERT_AXI_CLK>, + <&gcc GCC_USB30_TERT_SLEEP_CLK>, + <&gcc GCC_USB30_TERT_MOCK_UTMI_CLK>, + <&gcc GCC_CFG_NOC_USB_ANOC_AHB_CLK>, + <&gcc GCC_CFG_NOC_USB_ANOC_SOUTH_AHB_CLK>; + clock-names =3D "cfg_noc", + "core", + "iface", + "sleep", + "mock_utmi", + "noc_aggr_north", + "noc_aggr_south"; + + interrupts-extended =3D <&intc GIC_SPI 871 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 370 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 89 IRQ_TYPE_EDGE_BOTH>, + <&pdc 81 IRQ_TYPE_EDGE_BOTH>, + <&pdc 75 IRQ_TYPE_EDGE_BOTH>; + interrupt-names =3D "dwc_usb3", + "pwr_event", + "dp_hs_phy_irq", + "dm_hs_phy_irq", + "ss_phy_irq"; + + resets =3D <&gcc GCC_USB30_TERT_BCR>; + power-domains =3D <&gcc GCC_USB30_TERT_GDSC>; + + iommus =3D <&apps_smmu 0x420 0x0>; + + phys =3D <&usb_2_hsphy>, + <&usb_2_qmpphy QMP_USB43DP_USB3_PHY>; + phy-names =3D "usb2-phy", + "usb3-phy"; + + snps,hird-threshold =3D /bits/ 8 <0x0>; + snps,dis-u1-entry-quirk; + snps,dis-u2-entry-quirk; + snps,is-utmi-l1-suspend; + snps,usb3_lpm_capable; + snps,has-lpm-erratum; + tx-fifo-resize; + snps,dis_u2_susphy_quirk; + snps,dis_enblslpm_quirk; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + usb_2_dwc3_hs: endpoint { + }; + }; + + port@1 { + reg =3D <1>; + + usb_2_dwc3_ss: endpoint { + remote-endpoint =3D <&usb_2_qmpphy_usb_ss_in>; + }; + }; + }; + }; + + usb_hs: usb@a2f8800 { + compatible =3D "qcom,glymur-dwc3", "qcom,snps-dwc3"; + reg =3D <0x0 0x0a200000 0x0 0xfc100>; + + clocks =3D <&gcc GCC_CFG_NOC_USB2_PRIM_AXI_CLK>, + <&gcc GCC_USB20_MASTER_CLK>, + <&gcc GCC_AGGRE_USB2_PRIM_AXI_CLK>, + <&gcc GCC_USB20_SLEEP_CLK>, + <&gcc GCC_USB20_MOCK_UTMI_CLK>, + <&gcc GCC_CFG_NOC_USB_ANOC_AHB_CLK>, + <&gcc GCC_CFG_NOC_USB_ANOC_SOUTH_AHB_CLK>; + clock-names =3D "cfg_noc", + "core", + "iface", + "sleep", + "mock_utmi", + "noc_aggr_north", + "noc_aggr_south"; + + assigned-clocks =3D <&gcc GCC_USB20_MOCK_UTMI_CLK>, + <&gcc GCC_USB20_MASTER_CLK>; + assigned-clock-rates =3D <19200000>, <200000000>; + + interrupts-extended =3D <&intc GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 92 IRQ_TYPE_EDGE_BOTH>, + <&pdc 57 IRQ_TYPE_EDGE_BOTH>, + <&intc GIC_SPI 239 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "dwc_usb3", + "pwr_event", + "dp_hs_phy_irq", + "dm_hs_phy_irq", + "hs_phy_irq"; + + resets =3D <&gcc GCC_USB20_PRIM_BCR>; + + power-domains =3D <&gcc GCC_USB20_PRIM_GDSC>; + required-opps =3D <&rpmhpd_opp_nom>; + + iommus =3D <&apps_smmu 0x0ce0 0x0>; + + interconnects =3D <&aggre3_noc MASTER_USB2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&hsc_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_USB2 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "usb-ddr", + "apps-usb"; + + phys =3D <&usb_hs_phy>; + phy-names =3D "usb2-phy"; + + snps,hird-threshold =3D /bits/ 8 <0x0>; + snps,dis-u1-entry-quirk; + snps,dis-u2-entry-quirk; + snps,is-utmi-l1-suspend; + snps,usb3_lpm_capable; + snps,has-lpm-erratum; + tx-fifo-resize; + snps,dis_u2_susphy_quirk; + snps,dis_enblslpm_quirk; + + dr_mode =3D "host"; + + maximum-speed =3D "high-speed"; + + status =3D "disabled"; + }; + + usb_mp: usb@a400000 { + compatible =3D "qcom,glymur-dwc3-mp", "qcom,snps-dwc3"; + reg =3D <0x0 0x0a400000 0x0 0xfc100>; + + clocks =3D <&gcc GCC_CFG_NOC_USB3_MP_AXI_CLK>, + <&gcc GCC_USB30_MP_MASTER_CLK>, + <&gcc GCC_AGGRE_USB3_MP_AXI_CLK>, + <&gcc GCC_USB30_MP_SLEEP_CLK>, + <&gcc GCC_USB30_MP_MOCK_UTMI_CLK>, + <&gcc GCC_CFG_NOC_USB_ANOC_AHB_CLK>, + <&gcc GCC_CFG_NOC_USB_ANOC_SOUTH_AHB_CLK>; + clock-names =3D "cfg_noc", + "core", + "iface", + "sleep", + "mock_utmi", + "noc_aggr_north", + "noc_aggr_south"; + + interrupts-extended =3D <&intc GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 12 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 11 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 14 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 13 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 78 IRQ_TYPE_LEVEL_HIGH>, + <&pdc 77 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "dwc_usb3", + "pwr_event_1", + "pwr_event_2", + "hs_phy_1", + "hs_phy_2", + "dp_hs_phy_1", + "dm_hs_phy_1", + "dp_hs_phy_2", + "dm_hs_phy_2", + "ss_phy_1", + "ss_phy_2"; + + resets =3D <&gcc GCC_USB30_MP_BCR>; + power-domains =3D <&gcc GCC_USB30_MP_GDSC>; + + iommus =3D <&apps_smmu 0xda0 0x0>; + + phys =3D <&usb_mp_hsphy0>, + <&usb_mp_qmpphy0>, + <&usb_mp_hsphy1>, + <&usb_mp_qmpphy1>; + phy-names =3D "usb2-0", + "usb3-0", + "usb2-1", + "usb3-1"; + + snps,hird-threshold =3D /bits/ 8 <0x0>; + snps,dis-u1-entry-quirk; + snps,dis-u2-entry-quirk; + snps,is-utmi-l1-suspend; + snps,usb3_lpm_capable; + snps,has-lpm-erratum; + tx-fifo-resize; + snps,dis_u2_susphy_quirk; + snps,dis_enblslpm_quirk; + + dr_mode =3D "host"; + + status =3D "disabled"; + }; + + dispcc: clock-controller@af00000 { compatible =3D "qcom,glymur-dispcc"; reg =3D <0x0 0x0af00000 0x0 0x20000>; --=20 2.48.1 From nobody Thu Apr 9 11:19:00 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 627A5393DDA for ; Mon, 9 Mar 2026 10:57:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773053832; cv=none; b=J9kRpFMCNBgOwY1SViEIJR7Wa9Q6zzunG2dVqqRhWz5BGzX8wooBlUjXNy5XckVBHuejObhaumafu5H7XoVkYXhuGWw2GEkTtFJbzGjeERCRaOE6aIodKX4RibgGYFCG2M+pPFGApEkjBpwckhafcYaT0BrY/fOL+JRY7xsnnYg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773053832; c=relaxed/simple; bh=ycEYiAJoL+FqgnszKA84ouB/eimGnAqIo7mwS9MdNfo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=W2uSvxWCKT5aYVoEJ+a9NeJu96yDsykEoY5gKwM9bfLOIRsJi+UHECKasRKYLjLztXqihqbq48Pv2X4RLvXrXBcZmOqtsi3KurBxt7HQdIG+kupBQGcCttYcrD5zb+QB8yZu5bZecWzdqg7pcEpIEJFlEGdvewRKtph3vGT+iDk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=TRAi9NU3; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=gxyapSY5; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="TRAi9NU3"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="gxyapSY5" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 629A6i9G2195570 for ; Mon, 9 Mar 2026 10:57:06 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= j2KONUYw9KQ4WgPvHCbfWNJtK6lNQil1cMtOKIxodHk=; b=TRAi9NU3aYaj56Cz ynLwOup8mx+qjnrccGLxKt/IRhsrj3xUTiYF6kGfjJdBD0k47veLCmZwoBpAI9yy 8JGedJzOZ5YqQQk7frCepE/5ouV7GeGElJhK4R2TjRMa17NxOTfKBVCiNMf06nqh UOQTYK6yLaFBVuqtIgzJiu3qIrrCw1/fz3XmfEkPJ9jK2ViBWt1CUnOTjYtkR4a9 iWDeE1ULewAF7norsZ8FpdUEotluT5Axc3GH0mRCKZZbGvpIuUP12IcHwdZmQdTd XTdEm3Ij7x30Y70xyGypAn1BLARaeUcoVLYBASHz7sUbaxsvrKMGc00vOA2dxs52 VT4eRA== Received: from mail-qk1-f198.google.com (mail-qk1-f198.google.com [209.85.222.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4csv5u8570-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 09 Mar 2026 10:57:06 +0000 (GMT) Received: by mail-qk1-f198.google.com with SMTP id af79cd13be357-8cd7fc27cf7so770082985a.1 for ; Mon, 09 Mar 2026 03:57:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1773053826; x=1773658626; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=j2KONUYw9KQ4WgPvHCbfWNJtK6lNQil1cMtOKIxodHk=; b=gxyapSY53YD7/ILKOpGTYutZ+0C0+lW0IPEsTn9BvHiGAqgjGF9zOSgFQbl/NndYN3 /7toyDCMKwGB34Qe2gNuTQpiSaxojAgEPmj8WFpcjK58KiBdvLDyqyJbelbr8KVw1iH2 dAGU2cEpJhNpw91nCp38K78p8EUjpyxrtligUyzm0T9RkNAjVUhzCz636ohRleLQFi7r sxvDXmX8kpCZSqhtV7wmy/r9WNXCSxHRf4HdfTMyslQUtDx1nC+oRCL+ZGBnzhXAKEfA zL9YufGCqSD1tDjNtZDQ+agh6RDuH2nxAmM/I9wqLm8KxfXGYlqwaU4YHozeD1WYVc1i 8HCw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1773053826; x=1773658626; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=j2KONUYw9KQ4WgPvHCbfWNJtK6lNQil1cMtOKIxodHk=; b=lv2L5/8ppbMGJL9+GXkxwywVKVrVI9RnHbIHTzPkVlC20KkvTFsgaUqr0gjuaBapGo Y641z6iC9kwmBlnNJBCpTX6JDR6e/FayLX36W3SyVMDm32Y2gTsynppjxLXiCO9xDQwL YCuXJAWntBP2Q0c7+Q+odMq+p/G8TaqdAzq0HxzXM/Jl/nX1aSCR9R3kembw2iYz6VjD gg2ELZJYBaN9APcwOdpGnEpQ+fDqKAFF526+N+kaviRLDqiIl51cdYHML7F4rhAembcB haC9yWUzU8ir/lsHqtTnGFF/iORNfKNL4ZFjDgcfuJI7mwt04za/TWxh3fOq3Qr1E49v Csxw== X-Forwarded-Encrypted: i=1; AJvYcCUhzbAigCdKYqmxcgKxt70+CQMtj4NmfjFC74ufJVjzRC4W4mT20AjTWDfurFIKsYQlUHh5NJZNIXyhWZA=@vger.kernel.org X-Gm-Message-State: AOJu0Yw245PR9k2Xnu/6tnvv7WCZcaMdAgq8EIn1cSIGnQ2NAbEGItMh 7cWXnREdVRSvqpQhlmeA/wkZXAGYUWYuzW2ez97BTzu4SmOPKPA3Gt4piGPjZomnloYbrcnb8W0 MD2gx6gpPUzR/Jcz0jzpgpHOpLRSu6tmvg2DPiz/IqojheetEIqU2F2I3vwFUPjhXjjU= X-Gm-Gg: ATEYQzwyzCEBmn1NJIeb2pigTc849IbD8woQGr+MyfYUxZcXRnp80gP78V0z4hWWUPC wYOMUOrX773uQ3fkdlyxt5IeNBwhS9pbnr/dNGsPG28CAmEwfhPrFpFl5N7/4Bh7FLqK6dF1Gcy c9I+Nxhy8htR3LcOIvInQ5lCNDN1fakiOJTdPGxW/11JY7HmODcz7IauXu81Qfxc5vUtMkQHGGe yKv3LSYD4AlSzP4LT+R4RhgxgPqeAIsuBxyQVaYjv6p6/q2r8WxbqhC1rlGQnO5PCiGqELaP7mI iWEUgqZOIRNMkRqgjq+bStdAqKFNgvUmAySzaMmcdKFfYaEW+j8MLX8Ddv4W/4RzvXfKaKCt/wG lGdhDgd3W4zg0wOlXfCu0ty/289xkCA== X-Received: by 2002:a05:620a:44d2:b0:8cd:80f1:f468 with SMTP id af79cd13be357-8cd80f1fa47mr676079785a.41.1773053825597; Mon, 09 Mar 2026 03:57:05 -0700 (PDT) X-Received: by 2002:a05:620a:44d2:b0:8cd:80f1:f468 with SMTP id af79cd13be357-8cd80f1fa47mr676077185a.41.1773053825036; Mon, 09 Mar 2026 03:57:05 -0700 (PDT) Received: from hackbox.lan ([86.121.162.109]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-439dada3b43sm26169971f8f.13.2026.03.09.03.57.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Mar 2026 03:57:03 -0700 (PDT) From: Abel Vesa Date: Mon, 09 Mar 2026 12:56:53 +0200 Subject: [PATCH v4 3/3] arm64: dts: qcom: glymur-crd: Enable USB support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260309-dts-qcom-glymur-add-usb-support-v4-3-6bdc41f58d18@oss.qualcomm.com> References: <20260309-dts-qcom-glymur-add-usb-support-v4-0-6bdc41f58d18@oss.qualcomm.com> In-Reply-To: <20260309-dts-qcom-glymur-add-usb-support-v4-0-6bdc41f58d18@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Greg Kroah-Hartman , Wesley Cheng Cc: Pankaj Patil , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-usb@vger.kernel.org, Abel Vesa , Wesley Cheng , Konrad Dybcio X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=5710; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=CNWJ3/c1pFSbapFO5cM20W5qxEdXJ/MrU22CBbXDnf4=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBprqd45buqz9CCGaqFdjlF8e2kh2lLTfndji1ta zFc5ScrXbmJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaa6neAAKCRAbX0TJAJUV VohYD/4/kQ44Fe6os7zuih6UbvT0U36VR3ddyE08cQ/UvQs3nwziRGZFiCvQiELBN4yxO8gvSPV VgeJeKGFGPokPuIHSZccwzBSPlbfdk6uE9iALwhKts7nlpZ9hAqecm0+YRk1l75X017VzSxr3Fl FxuCfx0GyL32Tt+WV+lUC7qtt4UsFwemZBhNsfLhx5GK/MREf8oLHfBmNNETj59a600hyGgB4Te VccELy98kwJI2Y/Tva2MfS0EaJlLVjhwMhF3dtDMUCmMhBSGbJQHNLueJOvtXqjJOygSh04beE1 JxD5FoqgMp3eUjK2k1iM55jLbxGa4HgtOBCLYQy1gNp+2TL9Jgy4/H5ybsmihJh1CMJuzao3OIY pzOvBugZvwQn7C6rAtb27Wnlmp3cVA5M4t3CBIHx2yKFALOSAycr0+4aCZVnclpbJ7tyQlqSZlw oUQD7YyGEy/oTywpcfkP8Q2eqq6BvpoU4HnnknANK5235zO3V9q21c8stHD0XBg3rsLNSnOI9SL eaQYTwHSNWDcVVHJ+MfgIMeYc2Pemd6DzuHqGpF3gZ3bA8diE4FrvEtXY3NDS4B7ekGFJ2bW0Nr X5uUHlAf9Uo52qhQzVW7RSvjQC9AT9hiXJ7wZtxJCJBmmWxVkwL/SM4jQCKyoM5Ulf/mPPrrNZx ZC1iLii6QLcjCew== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-GUID: AezMEDv3RxamDgTRVMXpX3AJMd_j385e X-Proofpoint-ORIG-GUID: AezMEDv3RxamDgTRVMXpX3AJMd_j385e X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzA5MDEwMCBTYWx0ZWRfXwXBurnRrqsYI jkd/wAvP8dNu67C7HR1nbgtAhtPYTqkHqjjn8POM5is5CCMb8ZcBUujuIe8ljOeYCee/m0KxSbF /RGN8icZv/6zskESBbcAQikLpoeLDay9yXiiqBTXW6Vyw3/fuaU0tWhPHnw9vJEUFsVJB8pWdIc NqBbz1EeHbd4a8DUQUrpPaojoE8Hrc7tVih/C2W6WxdX7sQQihpJngxrdouyMZBeCEk9XEYKwdR 2KOwTJey1lnxvCLfcGU1tapZsOoanpCiWmfb2uegaJ6WimxmvON5tuLryxJky1GPYZ+72Cx3cq2 WDmDfNFs0nmcPfv9XlDr4F0ulXuM4D1Og5MjzjxDzgPn6WuW+a7XZSa5p19JF0VSxWVSTh9cL5l ifagp8iWs9HGvoHhkfn6zTNxLIAMLdTXEXqFuSiFu3tQWaQxAb1etngy16B6c8uVjI2yXxoCe/P VTO2cM0ibQ/OYog0r7Q== X-Authority-Analysis: v=2.4 cv=Xr/3+FF9 c=1 sm=1 tr=0 ts=69aea782 cx=c_pps a=qKBjSQ1v91RyAK45QCPf5w==:117 a=oauzzCmhM186DRC0Y2yWPg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=90PFzFbqMbmzgoUh7Q0A:9 a=QEXdDO2ut3YA:10 a=NFOGd7dJGGMPyQGDc5-O:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-09_03,2026-03-06_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 spamscore=0 impostorscore=0 suspectscore=0 lowpriorityscore=0 clxscore=1015 phishscore=0 priorityscore=1501 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603090100 From: Wesley Cheng The Qualcomm Glymur Compute Reference Device comes with 2 Type-C ports, one USB Type-A, and a fingerprint reader connected over USB. Each of these 2 Type-C ports are connected to one of the USB combo PHYs and one of the M31 eUSB2 PHYs. The Type-A is connected to the USB Multi-port controller via one of the M31 eUSB2 PHYs and one USB3 UNI PHY. The fingerprint reader is connected to the USB_2 controller. All M31 eUSB2 PHYs have associated eUSB2 to USB 2.0 repeaters, which are either part of SMB2370 PMICs or dedicated NXP PTN3222. So enable all needed controllers, PHYs and repeaters, while describing their supplies. Also describe the PMIC glink graph for Type-C connectors. Signed-off-by: Wesley Cheng Co-developed-by: Abel Vesa Reviewed-by: Konrad Dybcio Tested-by: Pankaj Patil Signed-off-by: Abel Vesa Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/glymur-crd.dts | 214 ++++++++++++++++++++++++++++= ++++ 1 file changed, 214 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/glymur-crd.dts b/arch/arm64/boot/dts/= qcom/glymur-crd.dts index 877945319012..a7b30accbd1e 100644 --- a/arch/arm64/boot/dts/qcom/glymur-crd.dts +++ b/arch/arm64/boot/dts/qcom/glymur-crd.dts @@ -60,6 +60,69 @@ key-volume-up { }; }; =20 + pmic-glink { + compatible =3D "qcom,glymur-pmic-glink", + "qcom,pmic-glink"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + connector@0 { + compatible =3D "usb-c-connector"; + reg =3D <0>; + power-role =3D "dual"; + data-role =3D "dual"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + pmic_glink_hs_in: endpoint { + remote-endpoint =3D <&usb_0_dwc3_hs>; + }; + }; + + port@1 { + reg =3D <1>; + + pmic_glink_ss_in: endpoint { + remote-endpoint =3D <&usb_0_qmpphy_out>; + }; + }; + }; + }; + + connector@1 { + compatible =3D "usb-c-connector"; + reg =3D <1>; + power-role =3D "dual"; + data-role =3D "dual"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + pmic_glink_hs_in1: endpoint { + remote-endpoint =3D <&usb_1_dwc3_hs>; + }; + }; + + port@1 { + reg =3D <1>; + + pmic_glink_ss_in1: endpoint { + remote-endpoint =3D <&usb_1_qmpphy_out>; + }; + }; + }; + }; + }; + vreg_nvme: regulator-nvme { compatible =3D "regulator-fixed"; =20 @@ -367,6 +430,36 @@ vreg_l4h_e0_1p2: ldo4 { }; }; =20 +&i2c5 { + clock-frequency =3D <400000>; + + status =3D "okay"; + + ptn3222_0: redriver@43 { + compatible =3D "nxp,ptn3222"; + reg =3D <0x43>; + + reset-gpios =3D <&tlmm 8 GPIO_ACTIVE_LOW>; + + vdd3v3-supply =3D <&vreg_l8b_e0_1p50>; + vdd1v8-supply =3D <&vreg_l15b_e0_1p8>; + + #phy-cells =3D <0>; + }; + + ptn3222_1: redriver@47 { + compatible =3D "nxp,ptn3222"; + reg =3D <0x47>; + + reset-gpios =3D <&tlmm 9 GPIO_ACTIVE_LOW>; + + vdd3v3-supply =3D <&vreg_l8b_e0_1p50>; + vdd1v8-supply =3D <&vreg_l15b_e0_1p8>; + + #phy-cells =3D <0>; + }; +}; + &pcie3b { vddpe-3v3-supply =3D <&vreg_nvmesec>; =20 @@ -485,6 +578,16 @@ &pon_resin { status =3D "okay"; }; =20 +&smb2370_j_e2_eusb2_repeater { + vdd18-supply =3D <&vreg_l15b_e0_1p8>; + vdd3-supply =3D <&vreg_l7b_e0_2p79>; +}; + +&smb2370_k_e2_eusb2_repeater { + vdd18-supply =3D <&vreg_l15b_e0_1p8>; + vdd3-supply =3D <&vreg_l7b_e0_2p79>; +}; + &tlmm { gpio-reserved-ranges =3D <4 4>, /* EC TZ Secure I3C */ <10 2>, /* OOB UART */ @@ -596,3 +699,114 @@ wwan_reg_en: wwan-reg-en-state { bias-disable; }; }; + +&usb_0 { + dr_mode =3D "host"; + + status =3D "okay"; +}; + +&usb_0_dwc3_hs { + remote-endpoint =3D <&pmic_glink_hs_in>; +}; + +&usb_0_hsphy { + vdd-supply =3D <&vreg_l3f_e0_0p72>; + vdda12-supply =3D <&vreg_l4h_e0_1p2>; + + phys =3D <&smb2370_j_e2_eusb2_repeater>; + + status =3D "okay"; +}; + +&usb_0_qmpphy { + vdda-phy-supply =3D <&vreg_l4h_e0_1p2>; + vdda-pll-supply =3D <&vreg_l3f_e0_0p72>; + refgen-supply =3D <&vreg_l2f_e0_0p82>; + + status =3D "okay"; +}; + +&usb_0_qmpphy_out { + remote-endpoint =3D <&pmic_glink_ss_in>; +}; + +&usb_1 { + dr_mode =3D "host"; + + status =3D "okay"; +}; + +&usb_1_dwc3_hs { + remote-endpoint =3D <&pmic_glink_hs_in1>; +}; + +&usb_1_hsphy { + vdd-supply =3D <&vreg_l3f_e0_0p72>; + vdda12-supply =3D <&vreg_l4h_e0_1p2>; + + phys =3D <&smb2370_k_e2_eusb2_repeater>; + + status =3D "okay"; +}; + +&usb_1_qmpphy { + vdda-phy-supply =3D <&vreg_l4h_e0_1p2>; + vdda-pll-supply =3D <&vreg_l1h_e0_0p89>; + refgen-supply =3D <&vreg_l2f_e0_0p82>; + + status =3D "okay"; +}; + +&usb_1_qmpphy_out { + remote-endpoint =3D <&pmic_glink_ss_in1>; +}; + +&usb_hs { + status =3D "okay"; +}; + +&usb_hs_phy { + vdd-supply =3D <&vreg_l2h_e0_0p72>; + vdda12-supply =3D <&vreg_l4h_e0_1p2>; + + phys =3D <&ptn3222_1>; + + status =3D "okay"; +}; + +&usb_mp { + status =3D "okay"; +}; + +&usb_mp_hsphy0 { + vdd-supply =3D <&vreg_l2h_e0_0p72>; + vdda12-supply =3D <&vreg_l4h_e0_1p2>; + + phys =3D <&ptn3222_0>; + + status =3D "okay"; +}; + +&usb_mp_hsphy1 { + vdd-supply =3D <&vreg_l2h_e0_0p72>; + vdda12-supply =3D <&vreg_l4h_e0_1p2>; + + status =3D "okay"; +}; + +&usb_mp_qmpphy0 { + vdda-phy-supply =3D <&vreg_l4h_e0_1p2>; + vdda-pll-supply =3D <&vreg_l2h_e0_0p72>; + refgen-supply =3D <&vreg_l4f_e1_1p08>; + + status =3D "okay"; +}; + +&usb_mp_qmpphy1 { + vdda-phy-supply =3D <&vreg_l4h_e0_1p2>; + vdda-pll-supply =3D <&vreg_l2h_e0_0p72>; + refgen-supply =3D <&vreg_l4f_e1_1p08>; + + status =3D "okay"; +}; --=20 2.48.1