From nobody Thu Apr 9 13:22:41 2026 Received: from mail-pl1-f177.google.com (mail-pl1-f177.google.com [209.85.214.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EFEE135F17A for ; Sun, 8 Mar 2026 12:47:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772974045; cv=none; b=WbyqidPRqT8dHKDZM/SlGWyUFEGaf9hacwpyMdOfjGNMFqWz0Ks8qixsP9m85n8snuxHiNCDxgGSQw8LSMSgPF89sHQFlDLO8d0gsOyH4qYlmLVkGiJZUqVttBmqEQdG13mL6taqTmB2zbYsjD9RHayP41x+nq0Q/QV/MfqKJV0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772974045; c=relaxed/simple; bh=cPZAceRc84kr/hAwiZuHGsmsHjxeptOnufs4w6M6xzI=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=KzcFKLMMfHob7ojZ2zmHY0g5KQ5I67rP0YLxhoUvNObQOBYFO5q7uBIVqkGy7mrD9IvsW/p2+jEO5Ebz9t7PTxV685+h4ZcExGFk6UeJAPkOEDS0hVgOpwc9Cryu94Z8bAuNLjRbKKDeYpXt06it3LnsC7zAZDQRMdkivSD3SaY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=UNQ2jK5T; arc=none smtp.client-ip=209.85.214.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="UNQ2jK5T" Received: by mail-pl1-f177.google.com with SMTP id d9443c01a7336-2ae8979dbb2so9793395ad.3 for ; Sun, 08 Mar 2026 05:47:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772974043; x=1773578843; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=zexynXT5oxWLt26DK4T6fBZwCn9ajmiaWVq9cH14koI=; b=UNQ2jK5Tvp3IgD4dbAHKMGKJw32k/9lx5WD4a52pP5h/SXT4XqxzVTTFFB64x6B9pt 8NZ4gp1ypW4qcKQqR9D/zIoWYNeDeob8JF+gZ9WumwAU0SZfcrUKtyywXoEaZ+EdgFNk WDzlygP3eTeNsw8T+4b4M0TJAqg4aehG4ZOPeEsQrflCJz8TveC3Hpk/AiclzqmAEYli mtw0DiQWu6f716IR+2N1f1PXvUVVGoCLwaEKb4dij1qzt/rYenivYpdhezjvLSRHO5pP psdQubAuZJ5kbdAkMYUaCAVWIXDc5CqIug04hEVwC+DJH3if7csL2CJcBDoeGCMeSmm7 bdnw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772974043; x=1773578843; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=zexynXT5oxWLt26DK4T6fBZwCn9ajmiaWVq9cH14koI=; b=MdoesHp89/P5G7nDyrgdyiBB50ET7GR1rbWupKbJ5FcTE54/abUD9O5a0Ti6PZwl37 uWs0WJ1P0huOjzr5zWEOt3DW72vZwn+ZUCDBXLi8VyucW4OAlfd2b7IA810tQHseN2Pb WNcxwjgfk2cGr5BDhUxuJN5VMcPM00Ei9Z1YW0U0iXhVskBUIM4ayEkUPED+Z7y9M5kH yenFr1QU+sLOE4woEPY+tLdCC8mooURfemo7Ud6YdP5hWDStGzNXAK3mzGAtf7VqFgAY +MOBh3m/VZaqW2VUlJooq1rAOQLhC4GEHbShVkb3VWnnmlHbhNeJRVDlud4s1+9biAwO Erew== X-Forwarded-Encrypted: i=1; AJvYcCUIl8XNHQAV7KeBiIuix2TSKrhTsbAeokxTwKzC2n2vB8/svMI583Em1xA480T3LYiaoSkx6VF+sMbyywQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yx2kn4XkZfcwD+qDXgBUVS66QDG0+7cxlTPRSPhs38K76IvYaFw jRzUIYDKDEYO4/5ite/LgQ9yV3OdsVhE5KIjBkxSX+uQwB/aj3685Ue3 X-Gm-Gg: ATEYQzxncJkG2In1Wf8KsvToP4oAFh9wXh17DV7BC1GKSqRO4Bshnx3Zcx6l+XgWPOX 7W9S4PzZwMX3DlSrwPXBrFhJ+z7jb5dzH7O601vVbMUvPExctJJxFkMVSlEQb9I3vHPDzjVETo1 GIm85CQik9tNv6/iEEqZCM3xpOE+ps/1kps8GOviCVW4x3Wh+30Ju/jCG/4bfimQXMNmWUyYjzW x+KIYCnFTkIxlRDPWFTuM7Wgbi3vbgjwcnoUvk0QfMP0dYfZ27Dp7+Pk6b1cDuMzLE/j9Mco1PB A0F889Auvf9GE1eMsOis+lP6j3SUFw6fXE9MnzbQz3bwY7b9s5W2MR4TG0lFVJOVhKlCdHbLutm na9y0xJp1uuQb0aoBFoU/JklT5ZiaW+JiCW9ivxkyDvPzFs53h14CJnneX3oNkdddrDQ0eIvW1h FrfWlfmULKff8AQznad7PvhTAuT1+fw1pjCIW3ywNqcQMjKD8q8dk3s2HYdgtJiMAQMOMWZi7Jl XeIxxw74WM= X-Received: by 2002:a17:903:3845:b0:2ae:4445:f397 with SMTP id d9443c01a7336-2ae82435427mr77322395ad.16.1772974043302; Sun, 08 Mar 2026 05:47:23 -0700 (PDT) Received: from tabrez-VivoBook-ASUSLaptop-X513UA-KM513UA.. ([2401:4900:93a0:18ce:f596:eb56:eb0e:e913]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2ae83e57740sm76390325ad.15.2026.03.08.05.47.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 08 Mar 2026 05:47:22 -0700 (PDT) From: Tabrez Ahmed To: Guenter Roeck Cc: linux-hwmon@vger.kernel.org, linux-kernel@vger.kernel.org, Shuah Khan , Brigham Campbell , Tabrez Ahmed Subject: [PATCH] hwmon: (ads7871) Propagate SPI errors in voltage_show Date: Sun, 8 Mar 2026 18:17:14 +0530 Message-ID: <20260308124714.84715-1-tabreztalks@gmail.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The voltage_show() function previously ignored negative error codes returned by the underlying SPI read/write functions. Because negative numbers have their most significant bits set in two's complement, a failed SPI read returning -EIO (-5) would incorrectly evaluate to true when masked with MUX_CNV_BM (0x80). This would cause the driver to enter the polling loop even when the SPI bus failed, eventually returning a misleading -ETIMEDOUT error to userspace instead of the actual hardware error. Furthermore, the return values of the initial SPI write and the final 16-bit SPI read were completely ignored. Add proper error checking after every SPI operation to ensure hardware failures are immediately propagated back to userspace. Suggested-by: Guenter Roeck Signed-off-by: Tabrez Ahmed --- drivers/hwmon/ads7871.c | 12 ++++++++++-- 1 file changed, 10 insertions(+), 2 deletions(-) diff --git a/drivers/hwmon/ads7871.c b/drivers/hwmon/ads7871.c index 753bf77ce19b4..9bfdf9e6bcd77 100644 --- a/drivers/hwmon/ads7871.c +++ b/drivers/hwmon/ads7871.c @@ -104,10 +104,14 @@ static ssize_t voltage_show(struct device *dev, struc= t device_attribute *da, */ /*MUX_M3_BM forces single ended*/ /*This is also where the gain of the PGA would be set*/ - ads7871_write_reg8(spi, REG_GAIN_MUX, - (MUX_CNV_BM | MUX_M3_BM | channel)); + ret =3D ads7871_write_reg8(spi, REG_GAIN_MUX, + (MUX_CNV_BM | MUX_M3_BM | channel)); + if (ret < 0) + return ret; =20 ret =3D ads7871_read_reg8(spi, REG_GAIN_MUX); + if (ret < 0) + return ret; mux_cnv =3D ((ret & MUX_CNV_BM) >> MUX_CNV_BV); /* * on 400MHz arm9 platform the conversion @@ -116,12 +120,16 @@ static ssize_t voltage_show(struct device *dev, struc= t device_attribute *da, while ((i < 2) && mux_cnv) { i++; ret =3D ads7871_read_reg8(spi, REG_GAIN_MUX); + if (ret < 0) + return ret; mux_cnv =3D ((ret & MUX_CNV_BM) >> MUX_CNV_BV); msleep_interruptible(1); } =20 if (mux_cnv =3D=3D 0) { val =3D ads7871_read_reg16(spi, REG_LS_BYTE); + if (val < 0) + return val; /*result in volts*10000 =3D (val/8192)*2.5*10000*/ val =3D ((val >> 2) * 25000) / 8192; return sysfs_emit(buf, "%d\n", val); --=20 2.43.0