From nobody Thu Apr 9 14:58:06 2026 Received: from mail-pl1-f176.google.com (mail-pl1-f176.google.com [209.85.214.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 06B2D254B19 for ; Sun, 8 Mar 2026 06:49:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.176 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772952589; cv=none; b=Htag98JeK0V99p6gxs8rSw24+7sibkq/vnWoIu75PmSIMRBtqioiCVrUEBoSZ2glq7n0f/3hnfwD3gSFWjIpF9tVkMq/RzeTmEjQ9ljzDBq5OmZp0yUIlWGZYVAz8Kcstt8MSVpSEujOt+JqCcSyc8mE3yPqJFsE6oeXnMLVuLE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772952589; c=relaxed/simple; bh=6qLzQqrrTTFNZdW2CWWzofd+7serUJhmAJrCP/hj8X0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pLtDRM6p/Jkz8xqs7kvshwRUDup1IFDuP0jrFLPEgWDUCwPPSi4b9K16QQi+qegGY7m8fFjqHC7r2KpU1Vv672LII8kKKqosHEbjxaHOxLiHhn3LiQRjVJHv3Uu2zl7mPG5BwzzX4Hd8GXUJNSrV6EXsUjXSfHJUHDsHylLyTqQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=fkdYKs9F; arc=none smtp.client-ip=209.85.214.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="fkdYKs9F" Received: by mail-pl1-f176.google.com with SMTP id d9443c01a7336-2aaed195901so48595645ad.0 for ; Sat, 07 Mar 2026 22:49:47 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772952587; x=1773557387; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=h06qfZZSn4+GRI0AO5/18nYfbTENy7qmnbrpiZdW/eo=; b=fkdYKs9FnYS5p/25fSxJ7XVNdpVEcL81a+P3KIzL7smGqWxEpFDApgYeApT/DNmI8A RT73Y9wbWJpRL2Vet6LJBSG8bUpuNWya3IC1H1kVl23iXouqy4GJ5SCpv1QqwLJI5xMm QxUgDovIN3Vv0JlVHkjmY33u8AIXqg9Hn7OIhwBxZNz/XFZ8PmKoeuB0wgw3+gpcSZjs Y3YSS2EafE89O50w+vTM1PnBvtxST39CslEB3PxMLd9vswZpdhuX9QZ2SDocLhOyVVA0 5PhLsAxJpWZUHROi86vF03FJdEFGtp/wO+yHSrHSxvAY7HgY6s1O5vAHaQOjqEu7D7uw HQRg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772952587; x=1773557387; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=h06qfZZSn4+GRI0AO5/18nYfbTENy7qmnbrpiZdW/eo=; b=F8O307ffNlOo/ahJxZGyB7O3KpwN4WEp3SWOfyXsrtrRaumCDCz1IhRDxuIrUsTmCo T+MVTwlB6L3CDWaKTPYnFAKCGjIxgs4rbDpmKcCFqSbpRErNCcxiustJVTIfTbcB4/ry T5bWk9RSho2zBycM+dkCvj8F9oZFDezMwxbxZOGTNSyzPk+92lpcoAy7PmQ+xL9LCm0x DtEhdYW+EIl9/a5MdFJPxmddwKcFJ3jYn2yGpZ0EPL60QdTLhkGMeBfCTASObGcDTaOM C8XOSQBfiR8pauSIG5RNevkj35mztExGVICAdhPGvgzELgqdOn4hTNfhplQ59FljIBFW MQIA== X-Forwarded-Encrypted: i=1; AJvYcCVa/UFCCm/DrOnyq5Mly6xIYlrYOjhNzN+PWUQ17EG/T017ddTTqtA1VRWe7I+ieR4bOkdORE0tL+x4vrc=@vger.kernel.org X-Gm-Message-State: AOJu0YzcDSfXzLxfFFd2cV7MwpdX5Pl+IYPP1YX14KJAGHJ1vOFT7IBL 3M1p6+wJioHbNWl6KIuTT4xB/JQ4Tuk27MHq470vwzYm7lBw0K/Gn56T X-Gm-Gg: ATEYQzx8d2MBHnxQ+4LchIVZWydnIaiLKrG4emLO0HQANugsO00SOb908++Xg4hwsyL 2xU4M7b8T6KyLwcdRN8xdKausdlEBWSTS/3U2KXD98vc4ZhPKI5ySDaKBpfZggh/nuU/fFeSiP3 XF2tXob8Vnp8a5lyNSOZJ+yPbWqap5idOEYQkE09n3aNQt+dlTBAIFAaIDcZYxkq1EYPszTasom s+t8MBjacrbqVMTzu/UBuj1BYie1f7J1TJP7NMEvSYApitaIfdOjRhkBr3rqLYZ+7+RIeyDo7ZR Z71Z6If7T/hIyTb9VjjqO1/WYLdYOTVAqHf5gxBoa+boKvcCoFRZIFg+nm+1CjK3e+MW6xh3UQ4 SqdDHlnTN1zqMPKn51Fl8o+UbhooEQxqpcYnNjr62fQXN8uf4IGswT60slvSX445P1lDOe3jNF5 aj5MVl9BtGN2/AjbYbOQ== X-Received: by 2002:a17:903:19e4:b0:2ae:4732:285a with SMTP id d9443c01a7336-2ae82366babmr87889235ad.3.1772952587234; Sat, 07 Mar 2026 22:49:47 -0800 (PST) Received: from nuvole ([109.166.36.159]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2ae840c9a0csm72503225ad.91.2026.03.07.22.49.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 07 Mar 2026 22:49:46 -0800 (PST) From: Pengyu Luo To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Krishna Manikandan , Jonathan Marek Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Tianyu Gao , White Lewis , Pengyu Luo , Dmitry Baryshkov , Konrad Dybcio Subject: [PATCH v4 4/4] arm64: dts: qcom: sc8280xp: Add dsi nodes on SC8280XP Date: Sun, 8 Mar 2026 14:48:35 +0800 Message-ID: <20260308064835.479356-5-mitltlatltl@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260308064835.479356-1-mitltlatltl@gmail.com> References: <20260308064835.479356-1-mitltlatltl@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The DT configuration follows other Samsung 5nm-based Qualcomm SOCs, utilizing the same register layouts and clock structures. However, DSI won't work properly for now until we submit dispcc fixes. And some DSC enabled panels require DPU timing calculation fixes too. (hdisplay / width timing round errors cause the fifo error) Co-developed-by: Tianyu Gao Signed-off-by: Tianyu Gao Signed-off-by: Pengyu Luo Tested-by: White Lewis # HUAWEI Gaokun3 Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio --- v4: add missing comma --- arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 404 ++++++++++++++++++++++++- 1 file changed, 396 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi b/arch/arm64/boot/dts/q= com/sc8280xp.dtsi index 706eb1309d..73d38f1d69 100644 --- a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi @@ -5,6 +5,7 @@ */ =20 #include +#include #include #include #include @@ -4652,13 +4653,31 @@ ports { =20 port@0 { reg =3D <0>; + mdss0_intf0_out: endpoint { remote-endpoint =3D <&mdss0_dp0_in>; }; }; =20 + port@1 { + reg =3D <1>; + + mdss0_intf1_out: endpoint { + remote-endpoint =3D <&mdss0_dsi0_in>; + }; + }; + + port@2 { + reg =3D <2>; + + mdss0_intf2_out: endpoint { + remote-endpoint =3D <&mdss0_dsi1_in>; + }; + }; + port@4 { reg =3D <4>; + mdss0_intf4_out: endpoint { remote-endpoint =3D <&mdss0_dp1_in>; }; @@ -4666,6 +4685,7 @@ mdss0_intf4_out: endpoint { =20 port@5 { reg =3D <5>; + mdss0_intf5_out: endpoint { remote-endpoint =3D <&mdss0_dp3_in>; }; @@ -4673,6 +4693,7 @@ mdss0_intf5_out: endpoint { =20 port@6 { reg =3D <6>; + mdss0_intf6_out: endpoint { remote-endpoint =3D <&mdss0_dp2_in>; }; @@ -4791,6 +4812,189 @@ opp-810000000 { }; }; =20 + mdss0_dsi0: dsi@ae94000 { + compatible =3D "qcom,sc8280xp-dsi-ctrl", + "qcom,sa8775p-dsi-ctrl", + "qcom,mdss-dsi-ctrl"; + reg =3D <0 0x0ae94000 0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupt-parent =3D <&mdss0>; + interrupts =3D <4>; + + clocks =3D <&dispcc0 DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc0 DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc0 DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc0 DISP_CC_MDSS_ESC0_CLK>, + <&dispcc0 DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus"; + + assigned-clocks =3D <&dispcc0 DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc0 DISP_CC_MDSS_PCLK0_CLK_SRC>; + assigned-clock-parents =3D <&mdss0_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss0_dsi0_phy DSI_PIXEL_PLL_CLK>; + + operating-points-v2 =3D <&dsi_opp_table>; + power-domains =3D <&rpmhpd SC8280XP_MMCX>; + + refgen-supply =3D <&refgen>; + + phys =3D <&mdss0_dsi0_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss0_dsi0_in: endpoint { + remote-endpoint =3D <&mdss0_intf1_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss0_dsi0_out: endpoint { + }; + }; + }; + + dsi_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-187500000 { + opp-hz =3D /bits/ 64 <187500000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-358000000 { + opp-hz =3D /bits/ 64 <358000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + }; + }; + + mdss0_dsi0_phy: phy@ae94400 { + compatible =3D "qcom,sc8280xp-dsi-phy-5nm", + "qcom,sa8775p-dsi-phy-5nm"; + reg =3D <0 0x0ae94400 0 0x200>, + <0 0x0ae94600 0 0x280>, + <0 0x0ae94900 0 0x280>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + clocks =3D <&dispcc0 DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", "ref"; + + status =3D "disabled"; + }; + + mdss0_dsi1: dsi@ae96000 { + compatible =3D "qcom,sc8280xp-dsi-ctrl", + "qcom,sa8775p-dsi-ctrl", + "qcom,mdss-dsi-ctrl"; + reg =3D <0 0x0ae96000 0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupt-parent =3D <&mdss0>; + interrupts =3D <5>; + + clocks =3D <&dispcc0 DISP_CC_MDSS_BYTE1_CLK>, + <&dispcc0 DISP_CC_MDSS_BYTE1_INTF_CLK>, + <&dispcc0 DISP_CC_MDSS_PCLK1_CLK>, + <&dispcc0 DISP_CC_MDSS_ESC1_CLK>, + <&dispcc0 DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus"; + + assigned-clocks =3D <&dispcc0 DISP_CC_MDSS_BYTE1_CLK_SRC>, + <&dispcc0 DISP_CC_MDSS_PCLK1_CLK_SRC>; + assigned-clock-parents =3D <&mdss0_dsi1_phy DSI_BYTE_PLL_CLK>, + <&mdss0_dsi1_phy DSI_PIXEL_PLL_CLK>; + + operating-points-v2 =3D <&dsi_opp_table>; + power-domains =3D <&rpmhpd SC8280XP_MMCX>; + + refgen-supply =3D <&refgen>; + + phys =3D <&mdss0_dsi1_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss0_dsi1_in: endpoint { + remote-endpoint =3D <&mdss0_intf2_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss0_dsi1_out: endpoint { + }; + }; + }; + }; + + mdss0_dsi1_phy: phy@ae96400 { + compatible =3D "qcom,sc8280xp-dsi-phy-5nm", + "qcom,sa8775p-dsi-phy-5nm"; + reg =3D <0 0x0ae96400 0 0x200>, + <0 0x0ae96600 0 0x280>, + <0 0x0ae96900 0 0x280>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + clocks =3D <&dispcc0 DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", "ref"; + + status =3D "disabled"; + }; + mdss0_dp1: displayport-controller@ae98000 { compatible =3D "qcom,sc8280xp-dp"; reg =3D <0 0xae98000 0 0x200>, @@ -5080,10 +5284,10 @@ dispcc0: clock-controller@af00000 { <&mdss0_dp2_phy 1>, <&mdss0_dp3_phy 0>, <&mdss0_dp3_phy 1>, - <0>, - <0>, - <0>, - <0>; + <&mdss0_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss0_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss0_dsi1_phy DSI_BYTE_PLL_CLK>, + <&mdss0_dsi1_phy DSI_PIXEL_PLL_CLK>; power-domains =3D <&rpmhpd SC8280XP_MMCX>; =20 #clock-cells =3D <1>; @@ -6011,13 +6215,31 @@ ports { =20 port@0 { reg =3D <0>; + mdss1_intf0_out: endpoint { remote-endpoint =3D <&mdss1_dp0_in>; }; }; =20 + port@1 { + reg =3D <1>; + + mdss1_intf1_out: endpoint { + remote-endpoint =3D <&mdss1_dsi0_in>; + }; + }; + + port@2 { + reg =3D <2>; + + mdss1_intf2_out: endpoint { + remote-endpoint =3D <&mdss1_dsi1_in>; + }; + }; + port@4 { reg =3D <4>; + mdss1_intf4_out: endpoint { remote-endpoint =3D <&mdss1_dp1_in>; }; @@ -6025,6 +6247,7 @@ mdss1_intf4_out: endpoint { =20 port@5 { reg =3D <5>; + mdss1_intf5_out: endpoint { remote-endpoint =3D <&mdss1_dp3_in>; }; @@ -6032,6 +6255,7 @@ mdss1_intf5_out: endpoint { =20 port@6 { reg =3D <6>; + mdss1_intf6_out: endpoint { remote-endpoint =3D <&mdss1_dp2_in>; }; @@ -6147,6 +6371,170 @@ opp-810000000 { }; }; =20 + mdss1_dsi0: dsi@22094000 { + compatible =3D "qcom,sc8280xp-dsi-ctrl", + "qcom,sa8775p-dsi-ctrl", + "qcom,mdss-dsi-ctrl"; + reg =3D <0 0x22094000 0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupt-parent =3D <&mdss1>; + interrupts =3D <4>; + + clocks =3D <&dispcc1 DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc1 DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc1 DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc1 DISP_CC_MDSS_ESC0_CLK>, + <&dispcc1 DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus"; + + assigned-clocks =3D <&dispcc1 DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc1 DISP_CC_MDSS_PCLK0_CLK_SRC>; + assigned-clock-parents =3D <&mdss1_dsi1_phy DSI_BYTE_PLL_CLK>, + <&mdss1_dsi0_phy DSI_PIXEL_PLL_CLK>; + + operating-points-v2 =3D <&dsi_opp_table>; + power-domains =3D <&rpmhpd SC8280XP_MMCX>; + + refgen-supply =3D <&refgen>; + + phys =3D <&mdss1_dsi0_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss1_dsi0_in: endpoint { + remote-endpoint =3D <&mdss1_intf1_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss1_dsi0_out: endpoint { + }; + }; + }; + }; + + mdss1_dsi0_phy: phy@22094400 { + compatible =3D "qcom,sc8280xp-dsi-phy-5nm", + "qcom,sa8775p-dsi-phy-5nm"; + reg =3D <0 0x22094400 0 0x200>, + <0 0x22094600 0 0x280>, + <0 0x22094900 0 0x280>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + clocks =3D <&dispcc1 DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", "ref"; + + status =3D "disabled"; + }; + + mdss1_dsi1: dsi@22096000 { + compatible =3D "qcom,sc8280xp-dsi-ctrl", + "qcom,sa8775p-dsi-ctrl", + "qcom,mdss-dsi-ctrl"; + reg =3D <0 0x22096000 0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupt-parent =3D <&mdss1>; + interrupts =3D <5>; + + clocks =3D <&dispcc1 DISP_CC_MDSS_BYTE1_CLK>, + <&dispcc1 DISP_CC_MDSS_BYTE1_INTF_CLK>, + <&dispcc1 DISP_CC_MDSS_PCLK1_CLK>, + <&dispcc1 DISP_CC_MDSS_ESC1_CLK>, + <&dispcc1 DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus"; + + assigned-clocks =3D <&dispcc1 DISP_CC_MDSS_BYTE1_CLK_SRC>, + <&dispcc1 DISP_CC_MDSS_PCLK1_CLK_SRC>; + assigned-clock-parents =3D <&mdss1_dsi1_phy DSI_BYTE_PLL_CLK>, + <&mdss1_dsi1_phy DSI_PIXEL_PLL_CLK>; + + operating-points-v2 =3D <&dsi_opp_table>; + power-domains =3D <&rpmhpd SC8280XP_MMCX>; + + refgen-supply =3D <&refgen>; + + phys =3D <&mdss1_dsi1_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss1_dsi1_in: endpoint { + remote-endpoint =3D <&mdss1_intf2_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss1_dsi1_out: endpoint { + }; + }; + }; + }; + + mdss1_dsi1_phy: phy@22096400 { + compatible =3D "qcom,sc8280xp-dsi-phy-5nm", + "qcom,sa8775p-dsi-phy-5nm"; + reg =3D <0 0x22096400 0 0x200>, + <0 0x22096600 0 0x280>, + <0 0x22096900 0 0x280>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + clocks =3D <&dispcc1 DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", "ref"; + + status =3D "disabled"; + }; + mdss1_dp1: displayport-controller@22098000 { compatible =3D "qcom,sc8280xp-dp"; reg =3D <0 0x22098000 0 0x200>, @@ -6434,10 +6822,10 @@ dispcc1: clock-controller@22100000 { <&mdss1_dp2_phy 1>, <&mdss1_dp3_phy 0>, <&mdss1_dp3_phy 1>, - <0>, - <0>, - <0>, - <0>; + <&mdss1_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss1_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss1_dsi1_phy DSI_BYTE_PLL_CLK>, + <&mdss1_dsi1_phy DSI_PIXEL_PLL_CLK>; power-domains =3D <&rpmhpd SC8280XP_MMCX>; =20 #clock-cells =3D <1>; --=20 2.53.0