From nobody Thu Apr 9 18:55:58 2026 Received: from AM0PR83CU005.outbound.protection.outlook.com (mail-westeuropeazon11010032.outbound.protection.outlook.com [52.101.69.32]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E38753B5858; Fri, 6 Mar 2026 15:12:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.69.32 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772809940; cv=fail; b=Rx4JflVGYun5SzIDkTKNT1XyZeB/kr8mKclCJvsAoxIyKfzoROQcYey5E2NCo43LfWjBdyUYLC205Q7R1MjPRuxeC12ihpTlrNWYwRAN/NRnQdT9PZ4DdGgJJR5hfhK7EnxvVgYcEfzZt5t4Q7kYq1thX6Xmp3RcbnsrPaUfwMg= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772809940; c=relaxed/simple; bh=zkCnQkuIT1VFOtoLrN/wbnM+g9oiznZfpgJnUaGa4qY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: Content-Type:MIME-Version; b=Rs/uPj55rthgy0ABGm1ryx31o3OqcyuvC9W9fYigoUkje7Pq5gof2IHYQyfDowVZxIHbPeHddju0ialB4XGNd3khWZz1jTlPj6gNCMANOvGk7DR1QuLMnBZpCtkrXanjesLYTMxiGkbx+cCA7QQpbyxDTRUepelf9uvIUorb9Hw= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=sIn+0dES; arc=fail smtp.client-ip=52.101.69.32 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="sIn+0dES" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=EeG6rGPrZuAfL4kCAuwIDXuIK0dtgg+iro2fridws8fJSJGKmxIq/ZnpBM7tNr1/JhK5KKzNUNILrAZv5UiiG5F42rb0lsfBjS5f6bD+Pr+BLhHljSCjwKZP4saTJ1day9lj4zT/w8uZWUd5pkiUeqatFqfGJWOtdAn9yqTX3sIq/BqgRsnLNS+rMLo9y0aN7jbT8GwnpWqkQBseSJfTB0YEC86ICzI7Avwj8fjRQSOkZW2cGepXHZTEv4qIdyOX+fBBVzP2+t/S7nwReML03UsRf/dCX6KyOpNKeItCcR6ZUlUJVG8rZHolHpLpxYsSy4eHnhnu0qqY+Q0vhijl0A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=lNHODnVdmi+z/21U7luQfKi/NGNQVkitvkkvgVkRHrc=; b=cAd7Q//y/Sj3ujl47uoNaTr2FfhLpqwxrsl8zOj/dwfLF+TJ9ZxZp6XRZ6c/NYkuZxPNVZ7/osMcjDukz2m20FJ2DDk9E8WtO3/GVCvRtSBYcN7VJLzntPRazeEMST0tG4b3UcIKrMtJocJHCGV6pmCYfPr9S+NllZMd+50GShWp394UAX7oobcpSIaqz+nIa0hhdFkdANTqE+o1ZV7S7DUJuD3pVR/vv3NEFkZB0DYyoAtLZOlteFeCc/MgdSTEdr7onJ+yDP7pFbJHYTiXFOOFrIThOEtr5s+3fIhIEg/uqQUR/jjzpzkqNH9IQFAsscJ+eeawJOzAlToKEsq79A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=lNHODnVdmi+z/21U7luQfKi/NGNQVkitvkkvgVkRHrc=; b=sIn+0dES/CTi08OhJi32dCdb1d1E76f6es160OrWeHFOKaXpJ+rFpjqjS2mm9hgpQr6b/6aJXLlNeLcu1Cmm8wGzN2tYpsE2HXO6wo6tyCr/haLCEqExrdw5Jh07WdZdcl/VNBC6/hATI278ABafXR14c8p9LLdn5N9aaYCmWVjWEkxTZJ1VP/xzaGdC2AVP9ZtAVJ8ds78txh7LHIK0AjTV65mdYoIWfY+bnGuIpipfSemkEdyTi9g3p+1eRQlpzJyhK0fM7wfZirL/2Ly7eQqE0GMCn1mc7gdLGaWRdcA1tHrhFnont5Hk+gfjyNSg04Mn1ceD8XKana2If07MKQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by DU4PR04MB11908.eurprd04.prod.outlook.com (2603:10a6:10:61c::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9678.18; Fri, 6 Mar 2026 15:12:00 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::5c3a:1a67:2e02:20d0]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::5c3a:1a67:2e02:20d0%5]) with mapi id 15.20.9654.022; Fri, 6 Mar 2026 15:12:00 +0000 From: Ciprian Costea To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thomas Gleixner , Ulf Hansson , Frank Li , Sascha Hauer , Fabio Estevam , Haibo Chen , Adrian Hunter , Shawn Guo , Lucas Stach Cc: Pengutronix Kernel Team , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, s32@nxp.com, Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Eric Chanudet , Ciprian Marian Costea Subject: [PATCH v3 7/8] arm64: dts: freescale: Add NXP S32N79 SoC support Date: Fri, 6 Mar 2026 16:11:46 +0100 Message-ID: <20260306151147.24446-8-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260306151147.24446-1-ciprianmarian.costea@oss.nxp.com> References: <20260306151147.24446-1-ciprianmarian.costea@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: FR4P281CA0161.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:ba::13) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|DU4PR04MB11908:EE_ X-MS-Office365-Filtering-Correlation-Id: c1961288-9991-41e3-c502-08de7b92b77d X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|19092799006|1800799024|366016|376014|7416014|921020; X-Microsoft-Antispam-Message-Info: Ytj+D4uMCLjWcKbuJ8Z5JEfcDREvUhUby0958yLwI1HTGx0PsgWGfFLMeeD1HDUvymALRKv6nOUeRuLF3oi0YCI3z3sH0ZjWr4pi+ouadSCZ+KIxCMD9cwm8zUFoCC+xioO4nRsY33v0HG+qozoBMhaGAv50qEkMN/lSj1xJ8shC/X3g2WXk69ETRr9ZIjTl9gtlrQnKfo98PzGyPgJGNYGL7cg2Ad8coEojGVZljkmc28U2vEP8Yot2QTA4aoFH1H1WGV7h1oyc5htj0JJyozsJ8Ot1Wh1yoM/rPqsa/kufsoY2/YeBr5au/1809WLTghRpMIA0rPkvk/hXenhVd9NQPL+6+RBbRAaIwjGNpZ1uN6M35fQidoGWT68mFv3uQnXxsnIBNmPg4v0KJoaALyfhzk+hqsH5IY258tMSgQ4I7rYdkYVtgcWaAV6ntlqvbqkLteRgw9AWLVL1ABv2XD5pesDosiBHTwWr5oop7hm+BS3e65JSKI5eGLaT1MW62/pj8UQYYd9mn6BE5hcu9NIKPlMbyLLtnR233bIIkaFTNK+HI9PFni7VJqNMF31YszGntZimUJ2K/kWxEHkghLuDwrlNBp+usu2x9Dv/D4FVjJ2mFYQY/f88wOyODzZhYDdTfme83te8bX7sJT8hyDw2l1A0bGaqDG/SaUepcBwN8QHGEWSyf+qC1Y13xE1pcDMHyJsJoxdSakbSxmTJ70nZdiXyejAICKAHwnzZSWRZJWanb3FCNwTK7m0Wi0PqvRQKqdVFMsYxFfXo4MCocLwBhB9ATlpoNe35mBhXJJI= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(19092799006)(1800799024)(366016)(376014)(7416014)(921020);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?RXJwemthUjY5dGNKRG02M1RNMDYwTUFjbDB1ZkNIekRGc0JvMlBxbU9UbmVI?= =?utf-8?B?TXdycnUyY2NvdGlBUm1ucFJXUUpSdnMyNWxJL0JrUVZuaWhmS1BLMGpnYTVs?= =?utf-8?B?WC9JUXZVTFRFaXlvYUhicFFIMzZaS2dBekhOWndmQ2ZpSDI4VUNXL0xxaERD?= =?utf-8?B?ZkpoR3l4bm96SVZxSFhLTHVCajFTY3FKV3VvRFY4RXFCSFlUeW1zRXQ2MWRm?= =?utf-8?B?VEJlMW42Z0NFWW9Fb1Q4TlZjWVpDUmZoZkNVUllTTjMwc3VYTnZEUUNLNnRz?= =?utf-8?B?Nzc3Z2tZMFlucEJNcysrQ0xKaTBiS0QxdHowQU9PVWNKTmV2WlpoTXJrbDZs?= =?utf-8?B?bHZPQ0QxT3JLUU9qc1cyQnNicCsxeEtyVElDSk5ZeHlYZ3VQNWVzSGhkclBl?= =?utf-8?B?alJNRVR5ZDRoVGRGNDlxOGJacUUvb1daOUZXdmJJQmZETi92ajVMOTd2dVlE?= =?utf-8?B?UFM5VVg4Z0RqL0IxaTFhK213WVZjNHlydURBV0taeTVScW0yZXhLOXVRaGd6?= =?utf-8?B?ejQybVp6cVN5V3JNSWlGbzBDUllSenRJU3dsNTUwNHQvT3ppVGZJVGFIb0R2?= =?utf-8?B?YVJkTVQwZTJuRGdJcE04Z0ExRFJTWnA5enBRWWh4M00zZnNGeEVuSXRTVXJH?= =?utf-8?B?T0ZvUlFUYzFrM3V4bWlkcm9lMVBkTHJjU3kzRWNDZEJ2K3FXRkdoaXhubGFE?= =?utf-8?B?dFR3cks0WGh4aVNUVVkzb1o3bStycmZHSE1aNUZFZVhKZ09TVTQxd2kwNU1Q?= =?utf-8?B?ZXFHSWRTWWQ4dk5DU1Vla2krSnFFRVdRYkhXd0xBRDJwOHdiaTVUaVRlWHBE?= =?utf-8?B?L2FqK0sxa1k2b2l2Yk51YU44NzZmMFREaDZRUWxLSkQyeEFxcmdDeXJsV0Rp?= =?utf-8?B?NUhScE9oVXZnK093MWFWUEpvZHp5dy8xeUZ5MTVESmVKMmlLRWVRZEJkMEtT?= =?utf-8?B?OW5XTXVXdFUrS0E5YUVnMCsyUFRKZnAzaU1jQS9xc3V3SFZTRzc2SzFpU3RO?= =?utf-8?B?TnYwSWFvcEJDSWFwYnZVdVJNcnpuK01lMmh2NFlIejRNUms2UXBLenpmUkFI?= =?utf-8?B?eFk4Y2V0YkM1Ykx2akE3ZXJwdWk2UjF3WmlrTXV0VWRnMVUxYndjZ2xTeS9q?= =?utf-8?B?bGJOVXNCdEZrMCs4clRCaDFpdzF5b0tIUk82WUd4MHdaTklucDhwbERzRWVY?= =?utf-8?B?ZFpIL1I0V053K2Vad1pIakV3eTg0WkdsR0EybCs0dCszN0MySjB1eFVtNGVZ?= =?utf-8?B?a2QySHRsaUErakVFOEN2MnNUYmZSNDNZVFVBRzczSVFPMFVBQXoxMDVvSkdD?= =?utf-8?B?cXR4S1FRLzlSdzlXU2ZFQnVHRlJwSldISVdHUnRpTGV4MWJULzluUmEvdVlV?= =?utf-8?B?WUVOTG5xeEI0dGJJN21rMzlOeXIzdkJHdTVDbmc4eUsrOXJ6cTd6aXlYcDhq?= =?utf-8?B?S202SUJqN2ljRHlPR3JuTUNML01ZbXYyaDd1QVJDZEx0MzRoTUV4V2lMVElB?= =?utf-8?B?bUovY3JJekRDTjMrMGVZUEkzTVY0T0VWYWpqWCtWN0Q0M3ZGMitLNTFkUFpL?= =?utf-8?B?eExPTHdpSnQxaGV6eTRnUmgrTSt3MXRFOXA5R2t0Y3dJRUdpVkx2NUgzL0pZ?= =?utf-8?B?QVlwSEg1YmxlSjc4UXlyWWxCK1UvWkh5SXlyYUozb1RUcldCS2p3dUJPMWlh?= =?utf-8?B?VjBOcGxYT25SZjFNT00zOUJJQWFhdjZGRy92dG9YaDRjQ3hFbUdSZzlTNmIv?= =?utf-8?B?UEdKNEdlRklYTHZEd2NLdlNkbmNhS3lNbnoyUUVJcmZOanl2R1JydmlpLzVa?= =?utf-8?B?SEgrN1g4bUY0eDhldHVXWWM3VUdXMVFZU3dhNGUzNDdLaFduWDBIVE9rUFRw?= =?utf-8?B?NFR5ekUwZ1RBRGh6Q2wreUhNOWdHNUg5SExrTThsaVRGZ2d5bklmcStaRWhn?= =?utf-8?B?cDhLZk9IZ05oZVk2UGhKWUJDV3lNOTVleTM3Tkt4ZW41UE5xQ3lUSlgxVnJP?= =?utf-8?B?dmdoZ0JXY2tpaUtMblJQS1NCVzBibzhJalo1VlpNa3dEa0ZzcVlaRysrdVhI?= =?utf-8?B?T08vc3M3aWRZRG1rY0lCMEc5bTAveFFzVkdpeEVyWUVHVlE5STdGaUpWQlJt?= =?utf-8?B?ckt0SE4zVExaOUhMaHd4Yklqd1lrMCtkMUZxQVB3UDJiaHdQaUxLelRvTTFM?= =?utf-8?B?VldOV0hlUElFVEJEamZ2bVNEVCtoenN4N3V2Q0J3ZEhYVVZhL0xOT0xGYU04?= =?utf-8?B?U0xhSzRHSDh3K09xaFpEU0VsblJTYzJFR1BKeEpPWjNCbzViZkwzbHNWR3dV?= =?utf-8?B?WjlXUUh5dHBjYlVnTDUyZGRwV3l0bzd5TTNwRG5NYi9vWCtLMFVZUGNvamF6?= =?utf-8?Q?WmIOOpoVNTknTC98=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: c1961288-9991-41e3-c502-08de7b92b77d X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Mar 2026 15:12:00.8604 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: jKjbgVsjP+Z3j+xzq2pJeguWN3niLRPoLEHDtuQ396MxCmKIV7mCYSEmuTeix1rQ/UQU2h16KGguE7PPOe7lkQc35FLz/qqp6DZIFba8RNE= X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU4PR04MB11908 Content-Type: text/plain; charset="utf-8" From: Ciprian Marian Costea Add device tree support for the NXP S32N79 automotive SoC [1]. The S32N79 features eight Arm Cortex-A78AE cores organized in four dual-core clusters, with a three-level cache hierarchy (L1/L2 per core, L3 per dual-core cluster) and 32GB of DRAM memory. It includes an SMMUv3 for IOMMU functionality. On S32N79 SoC, peripherals are organized into subsystems, such as: - CIS (Coherent Interconnect Subsystem) - COSS (Connectivity Subsystem) - FSS (Foundation Subsystem) This initial support includes basic peripherals: - GICv3, SMMUv3 from CIS Subsystem - PL011 UARTs and IRQ steering controller from COSS Subsystem - uSDHC from FSS Subsystem Clock and Pin multiplexing settings for the chip are managed over SCMI. [1] https://www.nxp.com/products/processors-and-microcontrollers/s32-automo= tive-platform/s32n-vehicle-super-integration-processors:S32N Signed-off-by: Ciprian Marian Costea --- arch/arm64/boot/dts/freescale/s32n79.dtsi | 362 ++++++++++++++++++++++ 1 file changed, 362 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/s32n79.dtsi diff --git a/arch/arm64/boot/dts/freescale/s32n79.dtsi b/arch/arm64/boot/dt= s/freescale/s32n79.dtsi new file mode 100644 index 000000000000..94ab58783fdc --- /dev/null +++ b/arch/arm64/boot/dts/freescale/s32n79.dtsi @@ -0,0 +1,362 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * NXP S32N79 SoC + * + * Copyright 2026 NXP + */ + +#include + +/ { + interrupt-parent =3D <&gic>; + #address-cells =3D <2>; + #size-cells =3D <2>; + + cis-bus { + compatible =3D "simple-bus"; + ranges =3D <0x4f200000 0x0 0x4f200000 0xc00000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + gic: interrupt-controller@4f200000 { + compatible =3D "arm,gic-v3"; + reg =3D <0x4f200000 0x10000>, /* GIC Dist */ + <0x4f260000 0x100000>; + #interrupt-cells =3D <3>; + interrupt-controller; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <1>; + /* GICR (RD_base + SGI_base) */ + ranges; + + its: msi-controller@4f240000 { + compatible =3D "arm,gic-v3-its"; + reg =3D <0x4f240000 0x20000>; + #msi-cells =3D <1>; + msi-controller; + }; + }; + + smmu: iommu@4fc00000 { + compatible =3D "arm,smmu-v3"; + reg =3D <0x4fc00000 0x200000>; + interrupt-parent =3D <&gic>; + interrupts =3D , + , + , + ; + interrupt-names =3D "eventq", "gerror", "priq", "cmdq-sync"; + #iommu-cells =3D <1>; + dma-coherent; + status =3D "disabled"; + }; + }; + + coss-bus { + compatible =3D "simple-bus"; + ranges =3D <0x4a000000 0x0 0x4a000000 0xff0000>, + <0x4e000000 0x0 0x4e000000 0x1000000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + uart0: serial@4a030000 { + compatible =3D "arm,pl011", "arm,primecell"; + reg =3D <0x4a030000 0x1000>; + interrupt-parent =3D <&irqsteer_coss>; + interrupts =3D <264>; + clocks =3D <&clks 0x9a>, <&clks 0x9a>; + clock-names =3D "uartclk", "apb_pclk"; + status =3D "disabled"; + }; + + uart5: serial@4a060000 { + compatible =3D "arm,pl011", "arm,primecell"; + reg =3D <0x4a060000 0x1000>; + interrupt-parent =3D <&irqsteer_coss>; + interrupts =3D <269>; + clocks =3D <&clks 0x9a>, <&clks 0x9a>; + clock-names =3D "uartclk", "apb_pclk"; + status =3D "disabled"; + }; + + uart6: serial@4aa30000 { + compatible =3D "arm,pl011", "arm,primecell"; + reg =3D <0x4aa30000 0x1000>; + interrupt-parent =3D <&irqsteer_coss>; + interrupts =3D <270>; + clocks =3D <&clks 0x9a>, <&clks 0x9a>; + clock-names =3D "uartclk", "apb_pclk"; + status =3D "disabled"; + }; + + uart7: serial@4aa40000 { + compatible =3D "arm,pl011", "arm,primecell"; + reg =3D <0x4aa40000 0x1000>; + interrupt-parent =3D <&irqsteer_coss>; + interrupts =3D <271>; + clocks =3D <&clks 0x9a>, <&clks 0x9a>; + clock-names =3D "uartclk", "apb_pclk"; + status =3D "disabled"; + }; + + irqsteer_coss: interrupt-controller@4ed00000 { + compatible =3D "nxp,s32n79-irqsteer"; + reg =3D <0x4ed00000 0x10000>; + #interrupt-cells =3D <1>; + interrupt-controller; + interrupt-parent =3D <&gic>; + interrupts =3D , + , + , + , + , + , + , + ; + clocks =3D <&clks 0x9a>; + clock-names =3D "ipg"; + fsl,channel =3D <0>; + fsl,num-irqs =3D <512>; + status =3D "disabled"; + }; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu-map { + cluster0 { + core0 { + cpu =3D <&cpu0>; + }; + + core1 { + cpu =3D <&cpu1>; + }; + }; + + cluster1 { + core0 { + cpu =3D <&cpu2>; + }; + + core1 { + cpu =3D <&cpu3>; + }; + }; + + cluster2 { + core0 { + cpu =3D <&cpu4>; + }; + + core1 { + cpu =3D <&cpu5>; + }; + }; + + cluster3 { + core0 { + cpu =3D <&cpu6>; + }; + + core1 { + cpu =3D <&cpu7>; + }; + }; + }; + + l2_0: l2-cache0 { + compatible =3D "cache"; + cache-level =3D <2>; + cache-line-size =3D <64>; + cache-sets =3D <512>; + cache-size =3D <524288>; + cache-unified; + next-level-cache =3D <&l3_0>; + }; + + l2_1: l2-cache1 { + compatible =3D "cache"; + cache-level =3D <2>; + cache-line-size =3D <64>; + cache-sets =3D <512>; + cache-size =3D <524288>; + cache-unified; + next-level-cache =3D <&l3_1>; + }; + + l2_2: l2-cache2 { + compatible =3D "cache"; + cache-level =3D <2>; + cache-line-size =3D <64>; + cache-sets =3D <512>; + cache-size =3D <524288>; + cache-unified; + next-level-cache =3D <&l3_2>; + }; + + l2_3: l2-cache3 { + compatible =3D "cache"; + cache-level =3D <2>; + cache-line-size =3D <64>; + cache-sets =3D <512>; + cache-size =3D <524288>; + cache-unified; + next-level-cache =3D <&l3_3>; + }; + + l3_0: l3-cache0 { + compatible =3D "cache"; + cache-level =3D <3>; + cache-line-size =3D <64>; + cache-sets =3D <1024>; + cache-size =3D <1048576>; + cache-unified; + }; + + l3_1: l3-cache1 { + compatible =3D "cache"; + cache-level =3D <3>; + cache-line-size =3D <64>; + cache-sets =3D <1024>; + cache-size =3D <1048576>; + cache-unified; + }; + + l3_2: l3-cache2 { + compatible =3D "cache"; + cache-level =3D <3>; + cache-line-size =3D <64>; + cache-sets =3D <1024>; + cache-size =3D <1048576>; + cache-unified; + }; + + l3_3: l3-cache3 { + compatible =3D "cache"; + cache-level =3D <3>; + cache-line-size =3D <64>; + cache-sets =3D <1024>; + cache-size =3D <1048576>; + cache-unified; + }; + + cpu0: cpu@0 { + compatible =3D "arm,cortex-a78ae"; + reg =3D <0x0>; + device_type =3D "cpu"; + enable-method =3D "psci"; + next-level-cache =3D <&l2_0>; + }; + + cpu1: cpu@100 { + compatible =3D "arm,cortex-a78ae"; + reg =3D <0x100>; + device_type =3D "cpu"; + enable-method =3D "psci"; + next-level-cache =3D <&l2_0>; + }; + + cpu2: cpu@10000 { + compatible =3D "arm,cortex-a78ae"; + reg =3D <0x10000>; + device_type =3D "cpu"; + enable-method =3D "psci"; + next-level-cache =3D <&l2_1>; + }; + + cpu3: cpu@10100 { + compatible =3D "arm,cortex-a78ae"; + reg =3D <0x10100>; + device_type =3D "cpu"; + enable-method =3D "psci"; + next-level-cache =3D <&l2_1>; + }; + + cpu4: cpu@20000 { + compatible =3D "arm,cortex-a78ae"; + reg =3D <0x20000>; + device_type =3D "cpu"; + enable-method =3D "psci"; + next-level-cache =3D <&l2_2>; + }; + + cpu5: cpu@20100 { + compatible =3D "arm,cortex-a78ae"; + reg =3D <0x20100>; + device_type =3D "cpu"; + enable-method =3D "psci"; + next-level-cache =3D <&l2_2>; + }; + + cpu6: cpu@30000 { + compatible =3D "arm,cortex-a78ae"; + reg =3D <0x30000>; + device_type =3D "cpu"; + enable-method =3D "psci"; + next-level-cache =3D <&l2_3>; + }; + + cpu7: cpu@30100 { + compatible =3D "arm,cortex-a78ae"; + reg =3D <0x30100>; + device_type =3D "cpu"; + enable-method =3D "psci"; + next-level-cache =3D <&l2_3>; + }; + }; + + firmware { + psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + scmi: scmi { + compatible =3D "arm,scmi-smc"; + #address-cells =3D <1>; + #size-cells =3D <0>; + shmem =3D <&scmi_shbuf>; + arm,smc-id =3D <0xc20000fe>; + status =3D "okay"; + + clks: protocol@14 { + reg =3D <0x14>; + #clock-cells =3D <1>; + }; + }; + }; + + fss-bus { + compatible =3D "simple-bus"; + ranges =3D <0x5b490000 0x0 0x5b490000 0x1000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + usdhc0: mmc@5b490000 { + compatible =3D "nxp,s32n79-usdhc"; + reg =3D <0x5b490000 0x1000>; + interrupts =3D ; + clocks =3D <&clks 0x58>, <&clks 0x50>, <&clks 0x5f>; + clock-names =3D "ipg", "ahb", "per"; + bus-width =3D <8>; + status =3D "disabled"; + }; + }; + + pmu: pmu { + compatible =3D "arm,armv8-pmuv3"; + interrupts =3D ; + }; + + timer: timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + ; + }; +}; --=20 2.43.0