From nobody Thu Apr 9 17:25:20 2026 Received: from flow-a2-smtp.messagingengine.com (flow-a2-smtp.messagingengine.com [103.168.172.137]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 52F537260F; Sat, 7 Mar 2026 00:33:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.168.172.137 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772843619; cv=none; b=TiGJKtbPkv6GMGNsDK6tP9BBHCJqLP64LHJ3JUJDQh583wEtECQ4qfatVxSX/pD/vtQb+P5XlnfryPm/7qga3pPliASLHK665onZjNgC37n4tAk4FOWKXVD41sWkRrwq4CdgSkoFKdR8RIbnyp4wJev2WANSWwysnQwXsg4W23g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772843619; c=relaxed/simple; bh=8zfhMOtWs+2kWv6+lZNYGSFtF0CiUOkcbGyNzxMtulM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc: In-Reply-To:References; b=K0zY7QWMMhEscwEYBctdOkTCzL5kYA2xo2Mwd5WE0hRr71aaD6qXuyHywm0f3OSEoa09gljsRBis80jIIwBKDucIVWHtEZ29W6WNJXB9jYGXDrehglpWTpR1tiVsh2je3wDfRk8/2qGOstABXrKUn/8KrXBgzqdd9E1j9ALoFiM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=jetm.me; spf=pass smtp.mailfrom=jetm.me; dkim=pass (2048-bit key) header.d=jetm.me header.i=@jetm.me header.b=IYezvKXs; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b=KBOEg1A7; arc=none smtp.client-ip=103.168.172.137 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=jetm.me Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=jetm.me Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=jetm.me header.i=@jetm.me header.b="IYezvKXs"; dkim=pass (2048-bit key) header.d=messagingengine.com header.i=@messagingengine.com header.b="KBOEg1A7" Received: from phl-compute-02.internal (phl-compute-02.internal [10.202.2.42]) by mailflow.phl.internal (Postfix) with ESMTP id A53F01380A33; Fri, 6 Mar 2026 19:33:37 -0500 (EST) Received: from phl-imap-07 ([10.202.2.97]) by phl-compute-02.internal (MEProxy); Fri, 06 Mar 2026 19:33:37 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jetm.me; h=cc:cc :content-transfer-encoding:content-type:content-type:date:date :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm3; t=1772843617; x=1772850817; bh=4LPE2Xh6GFbLLDd1lbS31oigF2wohFyU0b17pySzriw=; b= IYezvKXsYWOOT1e34w490FiWBeEHh28UQ5xC8z8/Lu+yb8Vv0bt8yJE9QNYFLFQq S2MkcpU+DGDJ72ZKItkdkKje32iJtU37s5oYVYZWAy3r1lO+LEnG3gNNOB+chTNF rHF57sIbT6hXmq9QmfvZtlSQTiB/ULhnOnGI9ehPEhJPQ1Eu2xsqX/LKUX5wLau/ ap20c8roah7jqwsqXKSl434Qzdhf2GCjCySS9n82jvGUjfL++wG+z5ZtO5L3ReHD erYiD1SDmSqMQt+8g1+nkQVKTjkJXlYb5i2RmM5O8Jw33KSgcX10b3euqGWV+S+D zjX5Alnv5QBmkbdq8UkDCA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1772843617; x= 1772850817; bh=4LPE2Xh6GFbLLDd1lbS31oigF2wohFyU0b17pySzriw=; b=K BOEg1A7y5EfwGb5ZhMtER4rphrhY3jD4yd6johf9s5iqZ0lnxkv7AxVq0JeMzAd1 8TdEpodrZogV82VhYFfKVziqzhd+IdlotSx8lShuPngJ0IJrI0Hy2NNKNnQJpYQN KkK/0dQ4o6SIDF2eSSrgFSFQUjxzyEnBHJfnqbLvj97u0yNtEDBJQyJSM0Ys5y/M j5+LWSa4pFw1Dat9Q3AZd3qoIt4ogs0vZCNWjBfYR8fD02lMb1mjM0rf3Yf32ZOs 69/wrkBd8PUmuf3dRxip2is6qjbs1nZt+4Lu3DD5xgHcoUFuKC+yRveNWJkGwia/ V7z2Hx3YgNHRRDR0l0chQ== X-ME-Sender: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeefgedrtddtgddvjedtjeehucetufdoteggodetrf dotffvucfrrhhofhhilhgvmecuhfgrshhtofgrihhlpdfurfetoffkrfgpnffqhgenuceu rghilhhouhhtmecufedttdenucesvcftvggtihhpihgvnhhtshculddquddttddmnecujf gurhepoffhfffugggtgffkvfevofgjfhesthekredtredtjeenucfhrhhomheplfgrvhhi vghrucfvihgruceofhhlohhsshesjhgvthhmrdhmvgeqnecuggftrfgrthhtvghrnhepve ektdfhffevuddtgfetieevtddvheduhfeggfekveejlefhleefieevueefiefhnecuvehl uhhsthgvrhfuihiivgepfeenucfrrghrrghmpehmrghilhhfrhhomhepfhhlohhsshesjh gvthhmrdhmvgdpnhgspghrtghpthhtohepvdefpdhmohguvgepshhmthhpohhuthdprhgt phhtthhopegrnhhgvghlohhgihhorggttghhihhnohdruggvlhhrvghgnhhosegtohhllh grsghorhgrrdgtohhmpdhrtghpthhtohepfeduleefieefudesghhmrghilhdrtghomhdp rhgtphhtthhopehlohhonhhgrddtgidttdesghhmrghilhdrtghomhdprhgtphhtthhope grrhhivghlrdhrohhsvghnfhgvlhgurdejhedtsehgmhgrihhlrdgtohhmpdhrtghpthht oheptghhrghpuhhishgurghrihhogeesghhmrghilhdrtghomhdprhgtphhtthhopehgih hoshgrlheltdesghhmrghilhdrtghomhdprhgtphhtthhopehmrghtthhhihgrshdrsghg ghesghhmrghilhdrtghomhdprhgtphhtthhopehrrgguohhirdgthhhrihhssehgmhgrih hlrdgtohhmpdhrtghpthhtohepshgrmhhurdhtohhljhgrmhhosehgmhgrihhlrdgtohhm X-ME-Proxy: Feedback-ID: i9dde48b3:Fastmail Received: by mailuser.phl.internal (Postfix, from userid 501) id 7AB731EA006B; Fri, 6 Mar 2026 19:33:37 -0500 (EST) X-Mailer: MessagingEngine.com Webmail Interface From: Javier Tia Date: Fri, 06 Mar 2026 18:33:23 -0600 Subject: [PATCH 04/18] wifi: mt76: mt7925: add MT7927 DMA ring layout, IRQ map, and prefetch Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260306-mt7927-wifi-support-v1-4-c77e7445511d@jetm.me> To: linux-wireless@vger.kernel.org, Felix Fietkau , Lorenzo Bianconi , Ryder Lee , Shayne Chen , Sean Wang , Matthias Brugger , AngeloGioacchino Del Regno , Deren Wu , Ming Yen Hsieh Cc: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Marcin FM , Cristian-Florin Radoi , George Salukvadze , Evgeny Kapusta <3193631@gmail.com>, Samu Toljamo , Ariel Rosenfeld , Chapuis Dario , =?utf-8?q?Thibaut_Fran=C3=A7ois?= , =?utf-8?q?=E5=BC=A0=E6=97=AD=E6=B6=B5?= , Javier Tia X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=9458; i=floss@jetm.me; h=from:subject:message-id; bh=8zfhMOtWs+2kWv6+lZNYGSFtF0CiUOkcbGyNzxMtulM=; b=owEB7QES/pANAwAKAbXuwwuoZ3cfAcsmYgBpq3JPDcN4EZIh8w99bmnglLQxhPexUJkRzdoAm TLp1O72VFaJAbMEAAEKAB0WIQSbE7ILzw7eI0VKk8m17sMLqGd3HwUCaatyTwAKCRC17sMLqGd3 HyiLDAC7XMXjWLxKNV/65He1u/7DAZUZPJVNeWO7WhTWlqQGOh5FHZWWUvXDLHzClDjraxqib5D J31/3SsPSC2pLvii8cJnND+mr7IKH5HtlQeEr/dIqDuQ9TaUPL/KISyCOEB0/yALo5RgxpEP2HG vhoC9EqjGs6V3BVw1bZC5kcvdhRofH1K8TwrWAXT6Vs/mSJ7UcMs5iiVoFKabRSk16EbvppwSAw 2+iE6epTe6bjtPgyT91HOTAqd4x1VfqFiWeIbuOIon+O7FzDw9+GRUTWo5D6+x19Qlqr3r4qZMN LxQxPptA0wL4TmnbUiNl//j1Y2vsHJaWwrJhv2Myp2fTEF8ICFib85b5+n4hcVzbwIhXO4BOGDi GqRBrXK/mUuK0/IzeyPQVxzQFhq9Tt4B2PkbwJIOxMqXoIVj9r8XaETC+Z4np6klUQosj/YGC1j 4UwL1Pken+1ioHWDyW+imRowsSOc5lTCJrTp32MEMAq4DRQmbjQEkxU+wGyHw2R9YR3do= X-Developer-Key: i=floss@jetm.me; a=openpgp; fpr=9B13B20BCF0EDE23454A93C9B5EEC30BA867771F In-Reply-To: <20260306-mt7927-wifi-support-v1-0-c77e7445511d@jetm.me> References: <20260306-mt7927-wifi-support-v1-0-c77e7445511d@jetm.me> MT7927 uses different DMA ring indices than MT7925: - RX MCU events: ring 6 (MT7925 uses ring 0) - RX data: ring 4 (MT7925 uses ring 2) - RX auxiliary: ring 7 (management frames) - TX rings are identical Add mt7927_dma_init() with the correct ring allocation, a dedicated mt7927_irq_map with matching interrupt enable bits (BIT(12), BIT(14), BIT(15) for RX rings 4, 6, 7), and MT7927 packed prefetch register configuration in mt792x_dma_prefetch(). The DMA init performs a controlled SET_OWN/CLR_OWN sequence after CBTOP and CBInfra initialization, since CLR_OWN triggers the ROM to initialize WFDMA. Ring layout and prefetch values derived from Loong0x00's reverse-engineered MT7927 driver. Tested-by: Marcin FM Tested-by: Cristian-Florin Radoi Tested-by: George Salukvadze Tested-by: Evgeny Kapusta <3193631@gmail.com> Tested-by: Samu Toljamo Tested-by: Ariel Rosenfeld Tested-by: Chapuis Dario Tested-by: Thibaut Fran=C3=A7ois Tested-by: =E5=BC=A0=E6=97=AD=E6=B6=B5 Signed-off-by: Javier Tia --- drivers/net/wireless/mediatek/mt76/mt7925/mt7925.h | 7 ++ drivers/net/wireless/mediatek/mt76/mt7925/pci.c | 131 +++++++++++++++++= +++- drivers/net/wireless/mediatek/mt76/mt792x_dma.c | 18 ++- drivers/net/wireless/mediatek/mt76/mt792x_regs.h | 10 ++ 4 files changed, 163 insertions(+), 3 deletions(-) diff --git a/drivers/net/wireless/mediatek/mt76/mt7925/mt7925.h b/drivers/n= et/wireless/mediatek/mt76/mt7925/mt7925.h index 6b9bf1b89032..ba3d2c4de4ce 100644 --- a/drivers/net/wireless/mediatek/mt76/mt7925/mt7925.h +++ b/drivers/net/wireless/mediatek/mt76/mt7925/mt7925.h @@ -126,6 +126,13 @@ enum mt7925_rxq_id { MT7925_RXQ_MCU_WM2, /* for tx done */ }; =20 +/* MT7927 uses different RX ring indices than MT7925 */ +enum mt7927_rxq_id { + MT7927_RXQ_BAND0 =3D 4, + MT7927_RXQ_MCU_WM =3D 6, + MT7927_RXQ_DATA2 =3D 7, +}; + enum { MODE_OPEN =3D 0, MODE_SHARED =3D 1, diff --git a/drivers/net/wireless/mediatek/mt76/mt7925/pci.c b/drivers/net/= wireless/mediatek/mt76/mt7925/pci.c index c16ec05c5601..ca9ccfe9975c 100644 --- a/drivers/net/wireless/mediatek/mt76/mt7925/pci.c +++ b/drivers/net/wireless/mediatek/mt76/mt7925/pci.c @@ -324,6 +324,127 @@ static void mt7927_cbtop_remap(struct mt792x_dev *dev) mt76_rr(dev, MT_CBINFRA_MISC0_REMAP_WF); } =20 +static int mt7927_dma_init(struct mt792x_dev *dev) +{ + int ret; + + mt76_dma_attach(&dev->mt76); + + /* Do SET_OWN -> CLR_OWN now that CBTOP and CBInfra are ready. + * CLR_OWN triggers the ROM to initialize WFDMA properly. */ + ret =3D mt792xe_mcu_fw_pmctrl(dev); + if (ret) + return ret; + + ret =3D __mt792xe_mcu_drv_pmctrl(dev); + if (ret) + return ret; + + /* Clear pending interrupts from previous state */ + mt76_wr(dev, MT_WFDMA0_HOST_INT_STA, ~0); + + /* Disable DMA */ + mt76_clear(dev, MT_WFDMA0_GLO_CFG, + MT_WFDMA0_GLO_CFG_TX_DMA_EN | + MT_WFDMA0_GLO_CFG_RX_DMA_EN | + MT_WFDMA0_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN | + MT_WFDMA0_GLO_CFG_OMIT_TX_INFO | + MT_WFDMA0_GLO_CFG_OMIT_RX_INFO_PFET2); + wmb(); + + if (!mt76_poll_msec_tick(dev, MT_WFDMA0_GLO_CFG, + MT_WFDMA0_GLO_CFG_TX_DMA_BUSY | + MT_WFDMA0_GLO_CFG_RX_DMA_BUSY, 0, 100, 1)) + return -ETIMEDOUT; + + /* Reset DMA descriptor pointers */ + mt76_wr(dev, MT_WFDMA0_RST_DTX_PTR, ~0); + mt76_wr(dev, MT_WFDMA0_RST_DRX_PTR, ~0); + wmb(); + msleep(10); + + /* init tx queue - ring 0 */ + ret =3D mt76_connac_init_tx_queues(dev->phy.mt76, MT7925_TXQ_BAND0, + MT7925_TX_RING_SIZE, + MT_TX_RING_BASE, NULL, 0); + if (ret) + return ret; + + mt76_wr(dev, MT_WFDMA0_TX_RING0_EXT_CTRL, 0x4); + + /* command to WM - ring 15 */ + ret =3D mt76_init_mcu_queue(&dev->mt76, MT_MCUQ_WM, + MT7925_TXQ_MCU_WM, + MT7925_TX_MCU_RING_SIZE, MT_TX_RING_BASE); + if (ret) + return ret; + + /* firmware download - ring 16 */ + ret =3D mt76_init_mcu_queue(&dev->mt76, MT_MCUQ_FWDL, + MT7925_TXQ_FWDL, + MT7925_TX_FWDL_RING_SIZE, MT_TX_RING_BASE); + if (ret) + return ret; + + /* rx MCU events - ring 6 (MT7925 uses ring 0) */ + ret =3D mt76_queue_alloc(dev, &dev->mt76.q_rx[MT_RXQ_MCU], + MT7927_RXQ_MCU_WM, MT7925_RX_MCU_RING_SIZE, + MT_RX_BUF_SIZE, MT_RX_EVENT_RING_BASE); + if (ret) + return ret; + + /* rx data - ring 4 (MT7925 uses ring 2) */ + ret =3D mt76_queue_alloc(dev, &dev->mt76.q_rx[MT_RXQ_MAIN], + MT7927_RXQ_BAND0, MT7925_RX_RING_SIZE, + MT_RX_BUF_SIZE, MT_RX_DATA_RING_BASE); + if (ret) + return ret; + + /* rx auxiliary - ring 7: management frames */ + ret =3D mt76_queue_alloc(dev, &dev->mt76.q_rx[MT_RXQ_MCU_WA], + MT7927_RXQ_DATA2, MT7925_RX_MCU_RING_SIZE, + MT_RX_BUF_SIZE, MT_RX_DATA_RING_BASE); + if (ret) + return ret; + + ret =3D mt76_init_queues(dev, mt792x_poll_rx); + if (ret < 0) + return ret; + + netif_napi_add_tx(dev->mt76.tx_napi_dev, &dev->mt76.tx_napi, + mt792x_poll_tx); + napi_enable(&dev->mt76.tx_napi); + + /* MT7927-specific GLO_CFG bits before DMA enable */ + mt76_set(dev, MT_WFDMA0_GLO_CFG, BIT(26)); /* ADDR_EXT_EN */ + mt76_clear(dev, MT_WFDMA0_GLO_CFG, BIT(20)); /* CSR_LBK_RX_Q_SEL_EN */ + mt76_set(dev, MT_WFDMA0_GLO_CFG_EXT1, BIT(28)); + mt76_set(dev, MT_WFDMA0_GLO_CFG, + MT_WFDMA0_GLO_CFG_FW_DWLD_BYPASS_DMASHDL); + + ret =3D mt792x_dma_enable(dev); + if (ret) + return ret; + + /* Enable interrupts synchronously */ + mt76_wr(dev, MT_WFDMA0_HOST_INT_ENA, dev->mt76.mmio.irqmask); + + return 0; +} + +static const struct mt792x_irq_map mt7927_irq_map =3D { + .host_irq_enable =3D MT_WFDMA0_HOST_INT_ENA, + .tx =3D { + .all_complete_mask =3D MT_INT_TX_DONE_ALL, + .mcu_complete_mask =3D MT_INT_TX_DONE_MCU, + }, + .rx =3D { + .data_complete_mask =3D HOST_RX_DONE_INT_ENA4, + .wm_complete_mask =3D HOST_RX_DONE_INT_ENA6, + .wm2_complete_mask =3D HOST_RX_DONE_INT_ENA7, + }, +}; + static int mt7925_pci_probe(struct pci_dev *pdev, const struct pci_device_id *id) { @@ -417,7 +538,10 @@ static int mt7925_pci_probe(struct pci_dev *pdev, dev =3D container_of(mdev, struct mt792x_dev, mt76); dev->fw_features =3D features; dev->hif_ops =3D &mt7925_pcie_ops; - dev->irq_map =3D &irq_map; + if (is_mt7927_hw) + dev->irq_map =3D &mt7927_irq_map; + else + dev->irq_map =3D &irq_map; mt76_mmio_init(&dev->mt76, pcim_iomap_table(pdev)[0]); tasklet_init(&mdev->irq_tasklet, mt792x_irq_tasklet, (unsigned long)dev); =20 @@ -489,7 +613,10 @@ static int mt7925_pci_probe(struct pci_dev *pdev, if (ret) goto err_free_dev; =20 - ret =3D mt7925_dma_init(dev); + if (is_mt7927_hw) + ret =3D mt7927_dma_init(dev); + else + ret =3D mt7925_dma_init(dev); if (ret) goto err_free_irq; =20 diff --git a/drivers/net/wireless/mediatek/mt76/mt792x_dma.c b/drivers/net/= wireless/mediatek/mt76/mt792x_dma.c index 1ddec7788b66..3177c6cc6eb5 100644 --- a/drivers/net/wireless/mediatek/mt76/mt792x_dma.c +++ b/drivers/net/wireless/mediatek/mt76/mt792x_dma.c @@ -90,7 +90,23 @@ EXPORT_SYMBOL_GPL(mt792x_rx_poll_complete); #define PREFETCH(base, depth) ((base) << 16 | (depth)) static void mt792x_dma_prefetch(struct mt792x_dev *dev) { - if (is_mt7925(&dev->mt76)) { + if (is_mt7927(&dev->mt76)) { + /* Trigger prefetch controller reset before reprogramming */ + mt76_wr(dev, MT_WFDMA_PREFETCH_CTRL, + mt76_rr(dev, MT_WFDMA_PREFETCH_CTRL)); + /* MT7927 uses packed prefetch registers */ + mt76_wr(dev, MT_WFDMA_PREFETCH_CFG0, 0x660077); + mt76_wr(dev, MT_WFDMA_PREFETCH_CFG1, 0x1100); + mt76_wr(dev, MT_WFDMA_PREFETCH_CFG2, 0x30004f); + mt76_wr(dev, MT_WFDMA_PREFETCH_CFG3, 0x542200); + /* per-ring EXT_CTRL */ + mt76_wr(dev, MT_WFDMA0_RX_RING4_EXT_CTRL, PREFETCH(0x0000, 0x8)); + mt76_wr(dev, MT_WFDMA0_RX_RING6_EXT_CTRL, PREFETCH(0x0080, 0x8)); + mt76_wr(dev, MT_WFDMA0_RX_RING7_EXT_CTRL, PREFETCH(0x0100, 0x4)); + mt76_wr(dev, MT_WFDMA0_TX_RING16_EXT_CTRL, PREFETCH(0x0140, 0x4)); + mt76_wr(dev, MT_WFDMA0_TX_RING15_EXT_CTRL, PREFETCH(0x0180, 0x10)); + mt76_wr(dev, MT_WFDMA0_TX_RING0_EXT_CTRL, PREFETCH(0x0280, 0x4)); + } else if (is_mt7925(&dev->mt76)) { /* rx ring */ mt76_wr(dev, MT_WFDMA0_RX_RING0_EXT_CTRL, PREFETCH(0x0000, 0x4)); mt76_wr(dev, MT_WFDMA0_RX_RING1_EXT_CTRL, PREFETCH(0x0040, 0x4)); diff --git a/drivers/net/wireless/mediatek/mt76/mt792x_regs.h b/drivers/net= /wireless/mediatek/mt76/mt792x_regs.h index 0f75dca0a96c..5497cfaab8d7 100644 --- a/drivers/net/wireless/mediatek/mt76/mt792x_regs.h +++ b/drivers/net/wireless/mediatek/mt76/mt792x_regs.h @@ -363,6 +363,16 @@ #define MT_WFDMA_EXT_CSR_HIF_MISC MT_WFDMA_EXT_CSR(0x44) #define MT_WFDMA_EXT_CSR_HIF_MISC_BUSY BIT(0) =20 +/* MT7927 packed prefetch registers */ +#define MT_WFDMA_PREFETCH_CTRL MT_WFDMA_EXT_CSR(0x30) +#define MT_WFDMA_PREFETCH_CFG0 MT_WFDMA_EXT_CSR(0xf0) +#define MT_WFDMA_PREFETCH_CFG1 MT_WFDMA_EXT_CSR(0xf4) +#define MT_WFDMA_PREFETCH_CFG2 MT_WFDMA_EXT_CSR(0xf8) +#define MT_WFDMA_PREFETCH_CFG3 MT_WFDMA_EXT_CSR(0xfc) + +/* MT7927 GLO_CFG extended register */ +#define MT_WFDMA0_GLO_CFG_EXT1 MT_WFDMA0(0x2b4) + #define MT_SWDEF_BASE 0x41f200 #define MT_SWDEF(ofs) (MT_SWDEF_BASE + (ofs)) #define MT_SWDEF_MODE MT_SWDEF(0x3c) --=20 2.53.0