From nobody Thu Apr 9 18:57:22 2026 Received: from mail-ej1-f51.google.com (mail-ej1-f51.google.com [209.85.218.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DBC723AA1BA for ; Fri, 6 Mar 2026 14:22:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772806944; cv=none; b=Su/vV+Nefa3lrVn17rU3oa/iY+dz0xlQi0Ie1OliiLYvXc81peeWUi4R+n+OLGUcxkN1SFuCbTEu1fxUv8+op5KtfjWoTEEhICCwNB+b2WBbwT9dGXd1q9a5DYkU7/CX0CtODrltOxU4CPI4IL0G/IadwCnc+IQN34hMscXffBc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772806944; c=relaxed/simple; bh=ZG4vqB20u3oeYRitCqSlm46mL+bG1BN+RLcEZiDnQkU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=nIn38xjfMUWESvXX1p6ETjNl4K5EvL3F1qZcKo2ErBSjwTgU49FQSbDBPqo4XOz7ZL33j8MrU0C/HPbDgD9Zoe6uktI8tbnilOb5waClhynCZ3c8yWPOQ1OpHa0LsAmRQ48aYshWbekttST1fhke+snNP0vK0P3Gzc83b56yZ9s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=tpHDeP+9; arc=none smtp.client-ip=209.85.218.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="tpHDeP+9" Received: by mail-ej1-f51.google.com with SMTP id a640c23a62f3a-b8f97c626aaso1594915066b.2 for ; Fri, 06 Mar 2026 06:22:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1772806940; x=1773411740; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=GN/9HJvWN9Iaz4c8c0n++HKlIZpjwx7e1ASpMCTtePY=; b=tpHDeP+92NVfXnaiidl0+aAz3+9aATkukp/U4M8Q8kCRTKo422LBw49wAgopsonHDG hWnsEReJ8XLxYhjtfnLC180M43K5M5Zq8P2k0t0oIamber6aqZCPX6ivKDpRlmx2phs3 pUbvxXX+x/ca0CefIuB1xD7j8rI/MGGcT/BX7fve+1q7CR6FRucs0ZmBU4gYqcFfbDdh gVQGJqoZKqwewXXKbffQCy77sXwsjuNTL+vrVnMSrUkUper+UAEvMrm+7OjdqUew/8mZ t/AZJvqoqs5H7yBVkUMY9qqlurlz7fSx8E8YLJoUsRXb8TZjlgoE+WEwHNAaixZV7F5/ 7uUg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772806940; x=1773411740; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=GN/9HJvWN9Iaz4c8c0n++HKlIZpjwx7e1ASpMCTtePY=; b=v2jGnpxNI5ceMskGEHWUFT3kgPUM3FMCL/RAkMzzUaT7F6boyu15gLOtKSNv/risyC jDM3vuB/7F8e40y3KfgTzoHiOoa8POVAZnONuRd9AQScnJYjlt/TDP6N9yNcl90JT4g6 VxWnS+MwLY/TT3rWcOsov6QIJCoONuHCiYXZSZtRdXpe4c7lILIQzJqgwg3jByPO+giI uwj8xTHIdZY/Vf2Ld4sY9Kl+YGJFX1inOC8EwkzBrXhHE1EH8c1zqvsm3LgA+QHeWVXZ K2ph20jCPZfjfnpQuLmv+0u2X5w0iuLHvwd8eS5fhPQwjtg5GiXHFws3xCtoiQQABLxf oTNQ== X-Forwarded-Encrypted: i=1; AJvYcCUdmDKtXQ/RQaai195W4zwemR8GQHydaxGXFIiehZW+50fmZiFyiIMXqXMDnX5lX6D0a7yUurtB8XQWxKA=@vger.kernel.org X-Gm-Message-State: AOJu0Yyeego6/0tPWFg2pyUCJoYyLWIpSkrTsqZ/AERXnYgsW/5zSE+Q E2UZ4fNyUqA4+KBwRWqpaYLObZNEjcM2YFMFYfDlJ82rEv/NYorrID5CHkWyoU2dyOE= X-Gm-Gg: ATEYQzxhMruhh7iSNDmDStK6E7JipqeQkIdxoqG0dxYWOTTBq4uyOt25CuaIzwgKfEr tekQIbzhCl1YeNuMpdCw60QvMqiYDXIaii8ADYNfeIQKPS+Ca7wjCZrmzKbkrvvmAUk4EQGJFvc pkC7x50FXAaDk5ahKjOkFuNut/9StmBZ10sPRAFT4Wj7nQaOnMYGDcd61cGdzHC2Q/eBCUKYNr8 yCaZ694CjL1loXyRl7KTfyuDqQhukgmnh4+Eadl5sWLiV9nCkC7cZwFiuN0nBaPia8raBLBHHQu TSI1lIkSeDIfvCx3M6izawxdKOciuM9zNnd5lJlTMdY1/kmxnnzv/NEnV88hyuvf+sI3u9bYJkP lV930gQiJqA3MqtA97QP4gdlR+PkYRKaNynzu8+MXJ96b2LhZZNWhA2ZzNwvXKldNeYeP3GJVJU VCdNME9fkxstDcMPI3HWZL3udplVyuuL31sfbe7KuqbsW7t2J8SnFHDXvqsi5iTtmKQQhlJRYnd or2 X-Received: by 2002:a17:906:7307:b0:b8f:a26e:dec4 with SMTP id a640c23a62f3a-b942dbce6a2mr137162066b.7.1772806940159; Fri, 06 Mar 2026 06:22:20 -0800 (PST) Received: from [172.16.240.99] (144-178-202-138.static.ef-service.nl. [144.178.202.138]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-661a3c66d3fsm517251a12.2.2026.03.06.06.22.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 06 Mar 2026 06:22:19 -0800 (PST) From: Luca Weiss Date: Fri, 06 Mar 2026 15:22:15 +0100 Subject: [PATCH 1/4] dt-bindings: pinctrl: qcom: Add Milos LPI pinctrl Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260306-milos-pinctrl-lpi-v1-1-086946dbb855@fairphone.com> References: <20260306-milos-pinctrl-lpi-v1-0-086946dbb855@fairphone.com> In-Reply-To: <20260306-milos-pinctrl-lpi-v1-0-086946dbb855@fairphone.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Konrad Dybcio Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1772806937; l=3950; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=ZG4vqB20u3oeYRitCqSlm46mL+bG1BN+RLcEZiDnQkU=; b=OAJkK1lyilgTaVbUADvWkxNsB0geeBBFLPZb9wjke7dZCGjzcAgc5fzWmWQBfKECKiMnjaKMS bSFHpto6X04DKRly3wX4Z4F/zi+JWIE7pZ2R+/kbML4z4GzqH9M38jG X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Add bindings for pin controller in Milos Low Power Audio SubSystem (LPASS). Signed-off-by: Luca Weiss Reviewed-by: Krzysztof Kozlowski --- .../pinctrl/qcom,milos-lpass-lpi-pinctrl.yaml | 109 +++++++++++++++++= ++++ 1 file changed, 109 insertions(+) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,milos-lpass-lpi= -pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,milos-lpass-= lpi-pinctrl.yaml new file mode 100644 index 000000000000..73e84f188591 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/qcom,milos-lpass-lpi-pinctr= l.yaml @@ -0,0 +1,109 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/qcom,milos-lpass-lpi-pinctrl.ya= ml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Milos SoC LPASS LPI TLMM + +maintainers: + - Luca Weiss + +description: + Top Level Mode Multiplexer pin controller in the Low Power Audio SubSyst= em + (LPASS) Low Power Island (LPI) of Qualcomm Milos SoC. + +properties: + compatible: + const: qcom,milos-lpass-lpi-pinctrl + + reg: + items: + - description: LPASS LPI TLMM Control and Status registers + - description: LPASS LPI MCC registers + + clocks: + items: + - description: LPASS Core voting clock + - description: LPASS Audio voting clock + + clock-names: + items: + - const: core + - const: audio + +patternProperties: + "-state$": + oneOf: + - $ref: "#/$defs/qcom-milos-lpass-state" + - patternProperties: + "-pins$": + $ref: "#/$defs/qcom-milos-lpass-state" + additionalProperties: false + +$defs: + qcom-milos-lpass-state: + type: object + description: + Pinctrl node's client devices use subnodes for desired pin configura= tion. + Client device subnodes use below standard properties. + $ref: qcom,lpass-lpi-common.yaml#/$defs/qcom-tlmm-state + unevaluatedProperties: false + + properties: + pins: + description: + List of gpio pins affected by the properties specified in this + subnode. + items: + pattern: "^gpio([0-9]|1[0-9]|2[0-2])$" + + function: + enum: [ dmic1_clk, dmic1_data, dmic2_clk, dmic2_data, dmic3_clk, + dmic3_data, dmic4_clk, dmic4_data, ext_mclk1_a, ext_mclk1_= b, + ext_mclk1_c, ext_mclk1_d, ext_mclk1_e, gpio, i2s0_clk, + i2s0_data, i2s0_ws, i2s1_clk, i2s1_data, i2s1_ws, i2s2_clk, + i2s2_data, i2s2_ws, i2s3_clk, i2s3_data, i2s3_ws, qca_swr_= clk, + qca_swr_data, slimbus_clk, slimbus_data, swr_rx_clk, + swr_rx_data, swr_tx_clk, swr_tx_data, wsa_swr_clk, + wsa_swr_data ] + description: + Specify the alternative function to be configured for the specif= ied + pins. + +allOf: + - $ref: qcom,lpass-lpi-common.yaml# + +required: + - compatible + - reg + - clocks + - clock-names + +unevaluatedProperties: false + +examples: + - | + #include + + pinctrl@3440000 { + compatible =3D "qcom,milos-lpass-lpi-pinctrl"; + reg =3D <0x03440000 0x20000>, + <0x034d0000 0x10000>; + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&lpass_tlmm 0 0 23>; + + clocks =3D <&q6prmcc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPL= E_NO>, + <&q6prmcc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE= _NO>; + clock-names =3D "core", + "audio"; + + tx-swr-active-clk-state { + pins =3D "gpio0"; + function =3D "swr_tx_clk"; + drive-strength =3D <4>; + slew-rate =3D <1>; + bias-disable; + }; + }; --=20 2.53.0