From nobody Thu Apr 9 19:00:49 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3B32637C92B for ; Fri, 6 Mar 2026 11:25:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772796302; cv=none; b=RlYOaYFyCbV4Swx7GLfvNAibUNKv1Zm1NNV3CCUFHB510oSfXTXlHWfgSzPYAzN7BmANTN65DmJetLI1h/f0yeh7+egfEB6gWxmk6/MpiRfYuFxz9eTUwwnMtNi2n/BZjViJFCk78/unXGkMDP1aJDjpvnSTEcmIjXFcvVVe4Fk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772796302; c=relaxed/simple; bh=gqA+IL+CdvwN/4YaLzVJaTWyek2+LTqX/hZS6kiqEd8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=USRUmh6WO7z0/NtcmmUQ+kzTZUGMfEvph5gV06EPpe0xNA5yolIFMkaaq11Zly+XWRPAijblxGovI2r5GJgUiZcx0dNpzXoSyoYfmJPT7sob+P85NFET6QvfKzHyvodoRUyAnIToIUoZekxPIb8ddBcRRKXeXoSOpJRijqn2d+w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=gaD1Xyqg; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="gaD1Xyqg" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-4837f27cf2dso84982435e9.2 for ; Fri, 06 Mar 2026 03:25:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1772796299; x=1773401099; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=/mMT+D07w7rqjOY120b1nVktQhIrW6vGfucleX/0LgI=; b=gaD1Xyqgx+MuBEKG0KE6Q5CuFZOsltE8ZKd0PB0Ol1AYCgxP1awhh3GZlkF53QDk3G DAOkE+UzUFrb6+nTVYQdKM0ztGo6AuWazGnZOSgd72KWfPRoEnwpFj2o1b6hAnlPzK53 rKe+S2vmPXbTns5jLYw8Gtw+e+05ZbTIFM5IAQWQwmjk95BB/OIKKmts+wLo5opdh6HL PSS1h/EcRqI7f4s290OUj61xlvWRyYuocNkwtQC4U5ou0tyf6JMobfqYGKiYKzET0euV jF3tjyxL32SUZ9wEG7apsAZxUYWTMwjRiKEbTG5rX0CwR5RNUqwpya36WMQNRbi8S9iD vACA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772796299; x=1773401099; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=/mMT+D07w7rqjOY120b1nVktQhIrW6vGfucleX/0LgI=; b=T6QoInp//d9Mn6Ltd6cwqBtHTIBvKTTkhiJyYD4/qQIr/IKKOXaLzb8yVjgP6oSwD4 41GgpKWa7k1Ga9YsEWtQ+AZXa6yU5N0FOsq3LaEF2ZUXeNudmY2GXWUm9AFGevQxJBw7 N8HLMKHKWqvCtLDkmMEc4S9UHVDbTB+IOM40xHJJTBJsoawmgsyJ+b8FrSNEwZz69lv1 uF9xlBcMvI+wXg+cq1yE+vuz8t5JS1W44Q+/CmnuJnuKI/Ve2adre0vYbX91dtiXLaMQ tuPxsUG51E5JW8aeBeG87RVCPe9H3HUbF77KfJWnt+iAeIlYE+q7o9skb32nvHqdWw1H J57A== X-Forwarded-Encrypted: i=1; AJvYcCXkbxmJh5qXKUNJH4x9QQoL6aLTssbfujcn+MeEHoQv3hss+fAhKQuQq7JNe83icFSmMmnF5RDNHxB7x6k=@vger.kernel.org X-Gm-Message-State: AOJu0YzEZwLRICXHV1ls7IKFG6Vm3il7aHXCAkY/Z4Fe2/NqfXuLkLNS ZDX1B0AXkYnbgg75R6s4SOLUvLychvGLqO9ejWcNG/upC803N7LYTIT3f3OjyYOCIVs= X-Gm-Gg: ATEYQzzDAfFxPSag8Lj8Qep3BDF54/EUBGTExuT6p6lyYkh/leoE53YttZEmGBEKIAQ lZIi+HdW/8gFBYEoaKHJtY24SGMot3XlJ8yyOBNec8pE8WKo9JL64ZdcOIBlJYo1LEkqGbBfu4k 6uoN64Siuh0c6YUBDRHn+o/ctMktvRcK5pPsHrtilDRbVLqNp9zwriJpSKvQjDGAv9RuTSvxv8g aHkmohtnY6oetwjP4zj5Vv/BRNA+2dPmmH+0Wt7UnLzG9bLrYSJJHuORE0SepvktkIVs57mGY2U 5tDEY9+16GHaOdttwZ45qwQelL/xt80K2rldgvteacQxjZ2PJj3ZBGyHcR+b1BBOzIF3uSWAbLR g+3GoG6cra/ZEbFhfW6AO7dYCeJ063SKQ6plJN1I58I8FY32mPtHljLIVY5I8RtRDDpKpLWlNFW G1TBlyLjGZhNaTzeEgp0mkclt8Jac0Fi7Z X-Received: by 2002:a05:600c:a12:b0:477:6d96:b3c8 with SMTP id 5b1f17b1804b1-485269648fcmr24117915e9.23.1772796298595; Fri, 06 Mar 2026 03:24:58 -0800 (PST) Received: from ho-tower-lan.lan ([185.48.77.170]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48527681a3esm66542245e9.4.2026.03.06.03.24.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 06 Mar 2026 03:24:58 -0800 (PST) From: James Clark Date: Fri, 06 Mar 2026 11:24:46 +0000 Subject: [PATCH 2/2] tools: Sync coresight-pmu.h header Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260306-james-perf-remove-etm_opt-v1-2-03c662380361@linaro.org> References: <20260306-james-perf-remove-etm_opt-v1-0-03c662380361@linaro.org> In-Reply-To: <20260306-james-perf-remove-etm_opt-v1-0-03c662380361@linaro.org> To: Arnaldo Carvalho de Melo , Namhyung Kim , Leo Yan , Suzuki K Poulose , Mike Leach Cc: John Garry , Will Deacon , Peter Zijlstra , Ingo Molnar , Mark Rutland , Alexander Shishkin , Jiri Olsa , Ian Rogers , Adrian Hunter , coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-perf-users@vger.kernel.org, linux-kernel@vger.kernel.org, James Clark X-Mailer: b4 0.14.0 Update the header to pull in the changes from commit 3285c471d0c0 ("coresight: Remove misleading definitions"). Signed-off-by: James Clark --- tools/include/linux/coresight-pmu.h | 24 ------------------------ 1 file changed, 24 deletions(-) diff --git a/tools/include/linux/coresight-pmu.h b/tools/include/linux/core= sight-pmu.h index 89b0ac0014b0..2e179abe472a 100644 --- a/tools/include/linux/coresight-pmu.h +++ b/tools/include/linux/coresight-pmu.h @@ -21,30 +21,6 @@ */ #define CORESIGHT_LEGACY_CPU_TRACE_ID(cpu) (0x10 + (cpu * 2)) =20 -/* - * Below are the definition of bit offsets for perf option, and works as - * arbitrary values for all ETM versions. - * - * Most of them are orignally from ETMv3.5/PTM's ETMCR config, therefore, - * ETMv3.5/PTM doesn't define ETMCR config bits with prefix "ETM3_" and - * directly use below macros as config bits. - */ -#define ETM_OPT_BRANCH_BROADCAST 8 -#define ETM_OPT_CYCACC 12 -#define ETM_OPT_CTXTID 14 -#define ETM_OPT_CTXTID2 15 -#define ETM_OPT_TS 28 -#define ETM_OPT_RETSTK 29 - -/* ETMv4 CONFIGR programming bits for the ETM OPTs */ -#define ETM4_CFG_BIT_BB 3 -#define ETM4_CFG_BIT_CYCACC 4 -#define ETM4_CFG_BIT_CTXTID 6 -#define ETM4_CFG_BIT_VMID 7 -#define ETM4_CFG_BIT_TS 11 -#define ETM4_CFG_BIT_RETSTK 12 -#define ETM4_CFG_BIT_VMID_OPT 15 - /* * Interpretation of the PERF_RECORD_AUX_OUTPUT_HW_ID payload. * Used to associate a CPU with the CoreSight Trace ID. --=20 2.34.1