From nobody Thu Apr 9 19:21:01 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D31B637B035 for ; Fri, 6 Mar 2026 08:44:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772786699; cv=none; b=mz/Kdlr+eOJzQ04lQzhBNEZVbYj+OPb+KVIwsw53UzN6N3leYQHX+0J02JDLawUi4joUEfaT+LKtYycBYrFHiDMqMVeQeU2fA02lstLV1b4dL+Gyr9ILNRTvlAsPa+nuXbPmaGV/5mxyUNK5Eig0gdHe0r/BUTnnYFDP/w/RKKk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772786699; c=relaxed/simple; bh=3VGHySr2CgZztSGeOwaMk/tEYLFg0Tah6qoRaU80s6Y=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=jmdREU9PdnokfVeGIDZ1Z9xNC1atC+X58cN5mSUp1mx5Ml6hrw8Ri2XfaulGY5ik0jazEQfRurHgEafIO67HRJaC7cCCWYWJ2i6BAOVeDQnt3DcoRUX2Kwy09TIiMRaIWT6xi328B8URGE4aHS1w0yKinkk60OGGaFQd3UsymNA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=IFJe/B0X; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=QKMW+Ypq; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="IFJe/B0X"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="QKMW+Ypq" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6264aOc62327912 for ; Fri, 6 Mar 2026 08:44:57 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= NLWuTKTulkNynGBgTBwIB6XHQ7K958fUkNtzzrn91po=; b=IFJe/B0XZGWw3JPo HYEQg7zhF+I7N0e+LeTril1rZAbgJDZdI0rCd3RznO8mUxAj6lKsH3H8yY3/caX1 Q6x3ftSW4om2aACo5Mxs3Ena2fQEhBNMMqss5AWUDXz7161rfHUFN1OfZTI8qNp3 Ww20qB3RYC30dn7Ucl1hkqTNNeUuRBsQxXU5o16q7ajqKqRvGr536+KQ+fU0tTco P7ryXFAN/ZcJv08UIXu52bIqYKGSNaWCQxX+whjVju+QfPhQ0TYw9KN1cJBohuOx s6v3kHwAEmRSXSnwsx9MYGVrhforWmizjDSYJJ2A/69d4jCfAYSim4sQZpNk3p5w 4vhpZg== Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cqg09tad1-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 06 Mar 2026 08:44:57 +0000 (GMT) Received: by mail-pf1-f200.google.com with SMTP id d2e1a72fcca58-8295eba7de1so1859139b3a.1 for ; Fri, 06 Mar 2026 00:44:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772786696; x=1773391496; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=NLWuTKTulkNynGBgTBwIB6XHQ7K958fUkNtzzrn91po=; b=QKMW+YpqygSfNUaGe4sg3OE6XwiTbSWOh2ERhJQajOazBR/gAGeRVCJtzSN0sWK7Ip u1bSlQw/aFe3TCJpKw4ukJO72FHs3kLdhMgCB8RgOPIcpAMp1HOH2tnVqUFxQ75TMif+ DSXDBIzF8qcJrST/ZY59R9bBszM82zvwUpOdU56BLNBCYtQczZPu+4fkQXQXthpmmJ1a HVv07ts/4/CmiMzPU+wboP+aPJ0GFaXX6jVznDwT1CgTN7bWqyqjyAAFMIMIrXP/JBko dpZyybicR9s3JiQR1PkklFivlKe58w5866qedSKT1mPEiIdSbN6DRi7dC2hNH6LVC4fU nLnA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772786696; x=1773391496; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=NLWuTKTulkNynGBgTBwIB6XHQ7K958fUkNtzzrn91po=; b=dF1acgO4gorYIQITYuszgQ2rIYcykekjgjmPe0tJ9rplnkunYFMYsIbqEFHzg7KCfD HeRoDxyPk2QtlgLs5sadf+XslTM4Qwd8R6Wc4+G7eR9RqWW8zXMava+lhnk8DDp1URn2 GfoBr16fhbz8ejklNQs/gXRx1CHJdp+m8ieebe7U5XO+BygkQEho2hyy++RB9er2OjHp wGmpXewvtCoHWHuF65wSOgAhGkl2Y3XD9ak7gy6wUaQIPOAFkAYlY/NQI894N85aD98z QYLgpkLtVXfiNW7lO9bt9tY9g4AOUyvGxL/15Swj+V7+eR1AVzxJ0/8pMrxp/Udx+V7c +eYA== X-Forwarded-Encrypted: i=1; AJvYcCX+yO3wTl/sm8Vpp9cYrm7t3VfbmUAYMs/EX+EUeMb7mzJEEk0Mb6qAoVGPHCbW1B4riS6NEMWULtYG8io=@vger.kernel.org X-Gm-Message-State: AOJu0YxclbTRLuekq9p37GXI+t+LxnUeqxd3ua7gAAxiT5nr7lXLe2+F f4T8qm5gcPWQNnCRALchDaqwA+5KTj+i+DzoIBuh8hTlekxbm0HU7ICiUrKuyqYCIq33SqAFh1i VXyDdycJG1AAP73wudZwm4CJ+h98e43/YQZ8cBtEoNGhQLp0ej7o/w63nBUhiHNYUcH8= X-Gm-Gg: ATEYQzwxhJJE8cpDd+xqkfhDH8E3gIX6+RyZn8iSjpFz9P0FTBUCsvZQSVrDwUjh+EJ n/DWM9c/w1vPF35XD4JVSFYYur+Vt+LxGgxBkrOZJomivfqAyjnVTq44SfwYqUpRzmY2a04/FLM FPg0TZeiYEaeb/gcYb2Ol4iG1sK9nz7gvx32FF/gpjuZrol70R1TqUy0U4zStHZ7/14iA+XohJX dHZ7EJKbvaT86NO+mizU+9GFyHHTfXDFlXb/F1NbEWCdcZ+Ke0/wXUtGkmRZQBQvUq45USpd/QZ cOUbN0C3ocpptN2UV6sjMx4ntDMlRbdGxkYfjmBQ05i+PXWBITNvFH5mLpIokQRYjkYZ876hrYL kdvDS9Y5j4liqsGt83e+1hkZiJ1mskNQ33B9AMpaTEiPp9r0dR8CTbOts5gjys3JonEQikJWgdb 6ilgsGRdoDgQHFmSX+eyjH X-Received: by 2002:a05:6a00:7586:b0:829:9f46:280d with SMTP id d2e1a72fcca58-829a2d81dd0mr1054002b3a.1.1772786696124; Fri, 06 Mar 2026 00:44:56 -0800 (PST) X-Received: by 2002:a05:6a00:7586:b0:829:9f46:280d with SMTP id d2e1a72fcca58-829a2d81dd0mr1053976b3a.1.1772786695622; Fri, 06 Mar 2026 00:44:55 -0800 (PST) Received: from WANGAOW-LAB01.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-829a4636c74sm1393573b3a.12.2026.03.06.00.44.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 06 Mar 2026 00:44:55 -0800 (PST) From: Wangao Wang Date: Fri, 06 Mar 2026 16:44:32 +0800 Subject: [PATCH v2 4/5] media: iris: Add platform data for X1P42100 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260306-enable_iris_on_purwa-v2-4-75fa80a0a9e3@oss.qualcomm.com> References: <20260306-enable_iris_on_purwa-v2-0-75fa80a0a9e3@oss.qualcomm.com> In-Reply-To: <20260306-enable_iris_on_purwa-v2-0-75fa80a0a9e3@oss.qualcomm.com> To: Bryan O'Donoghue , Vikash Garodia , Dikshita Agarwal , Abhinav Kumar , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Wangao Wang X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1772786674; l=7806; i=wangao.wang@oss.qualcomm.com; s=20251021; h=from:subject:message-id; bh=3VGHySr2CgZztSGeOwaMk/tEYLFg0Tah6qoRaU80s6Y=; b=U2WPB0pKtzSVZYXe6kGJFL7xXqGtqUTYPgZqxcmQklgiaIA1fRsmyBwtStgxzySfPTZn0isPr xp62Yo6rlMLBPrQG3zCmmRYz0hShpnwgJLExnG1bL7dw96Yz/bxSnsh X-Developer-Key: i=wangao.wang@oss.qualcomm.com; a=ed25519; pk=bUPgYblBUAsoPyGfssbNR7ZXUSGF8v1VF4FJzSO6/aA= X-Proofpoint-ORIG-GUID: MQfMbPTwWHKvn0jPLWVnfRA2qfgo7gP8 X-Authority-Analysis: v=2.4 cv=b/u/I9Gx c=1 sm=1 tr=0 ts=69aa9409 cx=c_pps a=mDZGXZTwRPZaeRUbqKGCBw==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=jfxm0zpEqxNMAX7I8EwA:9 a=QEXdDO2ut3YA:10 a=zc0IvFSfCIW2DFIPzwfm:22 X-Proofpoint-GUID: MQfMbPTwWHKvn0jPLWVnfRA2qfgo7gP8 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzA2MDA4MiBTYWx0ZWRfX9Gs++IonvN7s ReALX23GupCj2mey1Ix4McypIbK0XkdM/WiuLu8GGaz2GWuWajEKZx4Bym2Je2azYlguyt9IA3X AfFbCZDbkQLBAOXHcZL0PhrbdVCGgJQ5hi7se+G+YH3CnEZDRstXkPSf79P+rBjTjdRQGDQp4ld ADpcjS9n5G7wI4AhK9TLT6BLzOXzFFwhKI43+Jb6iwKY04lNMWrj/IjEUm1MrFXC3It5lPVvrxU TaZXm4EUlAXPtxFqxd31TwClIy9AUSnwAgIgDAgoMWhwwZTu47v8xRmvsKUnJospp8rKH4f3syD bhetxLPG2aglghQ7ule59t+gEbLas6OUr2v1iFTaA53QHjX0NDMKeE08eqpWlYpHktOjb0J2MEI bA8FzYlDTOdhNgH3YpMmMogefxUqTVzCGXVx8l4mW8Gfwg+ACyOJYTjAeDXJj+M3Tn1fUj5p24u CBTOkwc7kDaCHrEEGUg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-06_03,2026-03-04_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 impostorscore=0 lowpriorityscore=0 malwarescore=0 bulkscore=0 adultscore=0 clxscore=1015 phishscore=0 priorityscore=1501 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603060082 Introduce platform data for X1P42100, derived from SM8550 but using a different clock configuration and a dedicated OPP setup. Signed-off-by: Wangao Wang --- .../platform/qcom/iris/iris_platform_common.h | 1 + .../media/platform/qcom/iris/iris_platform_gen2.c | 97 ++++++++++++++++++= ++++ .../platform/qcom/iris/iris_platform_x1p42100.h | 22 +++++ drivers/media/platform/qcom/iris/iris_probe.c | 4 + 4 files changed, 124 insertions(+) diff --git a/drivers/media/platform/qcom/iris/iris_platform_common.h b/driv= ers/media/platform/qcom/iris/iris_platform_common.h index 5a489917580eb10022fdcb52f7321a915e8b239d..2e97360ddcd56a4b61fb296782b= 0c914b6154784 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_common.h +++ b/drivers/media/platform/qcom/iris/iris_platform_common.h @@ -47,6 +47,7 @@ extern const struct iris_platform_data sm8250_data; extern const struct iris_platform_data sm8550_data; extern const struct iris_platform_data sm8650_data; extern const struct iris_platform_data sm8750_data; +extern const struct iris_platform_data x1p42100_data; =20 enum platform_clk_type { IRIS_AXI_CLK, /* AXI0 in case of platforms with multiple AXI clocks */ diff --git a/drivers/media/platform/qcom/iris/iris_platform_gen2.c b/driver= s/media/platform/qcom/iris/iris_platform_gen2.c index 5da90d47f9c6eab4a7e6b17841fdc0e599397bf7..3194bb9465aec4764d5f75a7f68= c9f2f33232687 100644 --- a/drivers/media/platform/qcom/iris/iris_platform_gen2.c +++ b/drivers/media/platform/qcom/iris/iris_platform_gen2.c @@ -15,6 +15,7 @@ #include "iris_platform_qcs8300.h" #include "iris_platform_sm8650.h" #include "iris_platform_sm8750.h" +#include "iris_platform_x1p42100.h" =20 #define VIDEO_ARCH_LX 1 #define BITRATE_MAX 245000000 @@ -1317,3 +1318,99 @@ const struct iris_platform_data qcs8300_data =3D { .enc_op_int_buf_tbl =3D sm8550_enc_op_int_buf_tbl, .enc_op_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_enc_op_int_buf_tbl), }; + +const struct iris_platform_data x1p42100_data =3D { + .get_instance =3D iris_hfi_gen2_get_instance, + .init_hfi_command_ops =3D iris_hfi_gen2_command_ops_init, + .init_hfi_response_ops =3D iris_hfi_gen2_response_ops_init, + .get_vpu_buffer_size =3D iris_vpu_buf_size, + .vpu_ops =3D &iris_vpu3_ops, + .set_preset_registers =3D iris_set_sm8550_preset_registers, + .icc_tbl =3D sm8550_icc_table, + .icc_tbl_size =3D ARRAY_SIZE(sm8550_icc_table), + .clk_rst_tbl =3D sm8550_clk_reset_table, + .clk_rst_tbl_size =3D ARRAY_SIZE(sm8550_clk_reset_table), + .bw_tbl_dec =3D sm8550_bw_table_dec, + .bw_tbl_dec_size =3D ARRAY_SIZE(sm8550_bw_table_dec), + .pmdomain_tbl =3D sm8550_pmdomain_table, + .pmdomain_tbl_size =3D ARRAY_SIZE(sm8550_pmdomain_table), + .opp_pd_tbl =3D sm8550_opp_pd_table, + .opp_pd_tbl_size =3D ARRAY_SIZE(sm8550_opp_pd_table), + .clk_tbl =3D x1p42100_clk_table, + .clk_tbl_size =3D ARRAY_SIZE(x1p42100_clk_table), + .opp_clk_tbl =3D x1p42100_opp_clk_table, + /* Upper bound of DMA address range */ + .dma_mask =3D 0xe0000000 - 1, + .fwname =3D "qcom/vpu/vpu30_p4.mbn", + .pas_id =3D IRIS_PAS_ID, + .inst_iris_fmts =3D platform_fmts_sm8550_dec, + .inst_iris_fmts_size =3D ARRAY_SIZE(platform_fmts_sm8550_dec), + .inst_caps =3D &platform_inst_cap_sm8550, + .inst_fw_caps_dec =3D inst_fw_cap_sm8550_dec, + .inst_fw_caps_dec_size =3D ARRAY_SIZE(inst_fw_cap_sm8550_dec), + .inst_fw_caps_enc =3D inst_fw_cap_sm8550_enc, + .inst_fw_caps_enc_size =3D ARRAY_SIZE(inst_fw_cap_sm8550_enc), + .tz_cp_config_data =3D tz_cp_config_sm8550, + .tz_cp_config_data_size =3D ARRAY_SIZE(tz_cp_config_sm8550), + .core_arch =3D VIDEO_ARCH_LX, + .hw_response_timeout =3D HW_RESPONSE_TIMEOUT_VALUE, + .ubwc_config =3D &ubwc_config_sm8550, + .num_vpp_pipe =3D 4, + .max_session_count =3D 16, + .max_core_mbpf =3D NUM_MBS_8K * 2, + .max_core_mbps =3D ((7680 * 4320) / 256) * 60, + .dec_input_config_params_default =3D + sm8550_vdec_input_config_params_default, + .dec_input_config_params_default_size =3D + ARRAY_SIZE(sm8550_vdec_input_config_params_default), + .dec_input_config_params_hevc =3D + sm8550_vdec_input_config_param_hevc, + .dec_input_config_params_hevc_size =3D + ARRAY_SIZE(sm8550_vdec_input_config_param_hevc), + .dec_input_config_params_vp9 =3D + sm8550_vdec_input_config_param_vp9, + .dec_input_config_params_vp9_size =3D + ARRAY_SIZE(sm8550_vdec_input_config_param_vp9), + .dec_input_config_params_av1 =3D + sm8550_vdec_input_config_param_av1, + .dec_input_config_params_av1_size =3D + ARRAY_SIZE(sm8550_vdec_input_config_param_av1), + .dec_output_config_params =3D + sm8550_vdec_output_config_params, + .dec_output_config_params_size =3D + ARRAY_SIZE(sm8550_vdec_output_config_params), + + .enc_input_config_params =3D + sm8550_venc_input_config_params, + .enc_input_config_params_size =3D + ARRAY_SIZE(sm8550_venc_input_config_params), + .enc_output_config_params =3D + sm8550_venc_output_config_params, + .enc_output_config_params_size =3D + ARRAY_SIZE(sm8550_venc_output_config_params), + + .dec_input_prop =3D sm8550_vdec_subscribe_input_properties, + .dec_input_prop_size =3D ARRAY_SIZE(sm8550_vdec_subscribe_input_propertie= s), + .dec_output_prop_avc =3D sm8550_vdec_subscribe_output_properties_avc, + .dec_output_prop_avc_size =3D + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_avc), + .dec_output_prop_hevc =3D sm8550_vdec_subscribe_output_properties_hevc, + .dec_output_prop_hevc_size =3D + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_hevc), + .dec_output_prop_vp9 =3D sm8550_vdec_subscribe_output_properties_vp9, + .dec_output_prop_vp9_size =3D + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_vp9), + .dec_output_prop_av1 =3D sm8550_vdec_subscribe_output_properties_av1, + .dec_output_prop_av1_size =3D + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_av1), + + .dec_ip_int_buf_tbl =3D sm8550_dec_ip_int_buf_tbl, + .dec_ip_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_dec_ip_int_buf_tbl), + .dec_op_int_buf_tbl =3D sm8550_dec_op_int_buf_tbl, + .dec_op_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_dec_op_int_buf_tbl), + + .enc_ip_int_buf_tbl =3D sm8550_enc_ip_int_buf_tbl, + .enc_ip_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_enc_ip_int_buf_tbl), + .enc_op_int_buf_tbl =3D sm8550_enc_op_int_buf_tbl, + .enc_op_int_buf_tbl_size =3D ARRAY_SIZE(sm8550_enc_op_int_buf_tbl), +}; \ No newline at end of file diff --git a/drivers/media/platform/qcom/iris/iris_platform_x1p42100.h b/dr= ivers/media/platform/qcom/iris/iris_platform_x1p42100.h new file mode 100644 index 0000000000000000000000000000000000000000..d89acfbc1233dad0692f6c13c3f= c22b10e5bdd80 --- /dev/null +++ b/drivers/media/platform/qcom/iris/iris_platform_x1p42100.h @@ -0,0 +1,22 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef __IRIS_PLATFORM_X1P42100_H__ +#define __IRIS_PLATFORM_X1P42100_H__ + +static const struct platform_clk_data x1p42100_clk_table[] =3D { + {IRIS_AXI_CLK, "iface" }, + {IRIS_CTRL_CLK, "core" }, + {IRIS_HW_CLK, "vcodec0_core" }, + {IRIS_BSE_HW_CLK, "vcodec0_bse" }, +}; + +static const char *const x1p42100_opp_clk_table[] =3D { + "vcodec0_core", + "vcodec0_bse", + NULL, +}; + +#endif diff --git a/drivers/media/platform/qcom/iris/iris_probe.c b/drivers/media/= platform/qcom/iris/iris_probe.c index ddaacda523ecb9990af0dd0640196223fbcc2cab..287f615dfa6479964ed68649f28= 29b5bbeed6cd6 100644 --- a/drivers/media/platform/qcom/iris/iris_probe.c +++ b/drivers/media/platform/qcom/iris/iris_probe.c @@ -374,6 +374,10 @@ static const struct of_device_id iris_dt_match[] =3D { .compatible =3D "qcom,sm8750-iris", .data =3D &sm8750_data, }, + { + .compatible =3D "qcom,x1p42100-iris", + .data =3D &x1p42100_data, + }, { }, }; MODULE_DEVICE_TABLE(of, iris_dt_match); --=20 2.43.0