From nobody Wed Apr 15 13:22:05 2026 Received: from mail-pj1-f45.google.com (mail-pj1-f45.google.com [209.85.216.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9FFA13914EF for ; Wed, 4 Mar 2026 08:08:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772611685; cv=none; b=egs0Ei2f0QAqhpG2V+mm4TDEVYI8J+GNwsYZVttzuT56ihiYetSIZaZIc7e14ERPpPa4IhQFw/7eC7jQDb9euX6wGMf4pQPGcENv6P5Cte/Niwg6tYdx5gL48aiCDee2cuZAZvfHysUwJmj7bBmL8hmkqY+si6XvRT40uljGkGg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772611685; c=relaxed/simple; bh=p0rFqAYZqEKkzRH5u/9gD91Ht/ugLnboq4OW0DT1V2A=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=MdCUei69QvNRFyG1xwTmSrv6A0NAKV+4et8Ugjbpsic6N6/f2t6xUEOrI7i/D/62OsoRedI45EvykiyJZt87SXA4btyMM3uaGFyKuVeQ4FUkTfXDR4rNEc2Agf9kHYodnEnYRIpiCwsQAtXYGmH2axym0WXOUns3Ru2anueGIoY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=j9vNfe+K; arc=none smtp.client-ip=209.85.216.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="j9vNfe+K" Received: by mail-pj1-f45.google.com with SMTP id 98e67ed59e1d1-35983877dc5so1618874a91.2 for ; Wed, 04 Mar 2026 00:08:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772611683; x=1773216483; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=azstXuQ8g7c6uZJVCh/RgGYawbhjIlM7tPZKAy/20Nc=; b=j9vNfe+K+LpzWnpN7ncicR96dV/stNRJv4KcwZ0QPmnBfRFDNwd2DT4NBPqCdzyOuC OfgDa64Or7FHWgAuDfvS8jb1J1Y3mcwi3jqWTSthmCXHb7Wl7V28kb3Ljb/FeumjR3KW ht9u4gbkGLA/e84vQbh/BpF1zRnng0LpqzrX8JWqHznIze6/1TAO9qFh2uiDFRZX7hS6 pQzku4avIiQ9OVok0k+4knf1mZhZZ9gOZKO4t4U1x90tRrS/g0OudJFBOHvJUhTbA3NB K4M5hQGDuzTuBYhfep9TBP+eLDDffnCGcHbUDuq4zFSgPeKE5DBmpT8ew6mTXWXDHzZg 6N4w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772611683; x=1773216483; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=azstXuQ8g7c6uZJVCh/RgGYawbhjIlM7tPZKAy/20Nc=; b=pznUP6iiZLfgpDV/hR53xk64/xXMGLxNf/m/E9AcAsrXbqSAu5LPaXVsILSUld32+p tszaAJ1CpSDw+LdZ5OkxXhwk1+pkE+HOctJBc28XFKovFGrj7Qa9+trNblZKvNjhyp2m rOOSXuiPQo2qm9+igYCX0CTBAbatbuaW2snA3wPdyZEBCVjs9Nq/4ebeDvIfs7JZG3zR Cg8hzKFBkc7HuWD2dqcqFZpQyt+VmIkmg193R7T/QzsF0l5ijmYsCnOqvhu2jZLUZUYN H4Q+vsPa9hMasxqQdnayGdtKq4eWRvPJb6Ni8JbSA4J1b+VPj12BKXfxdfhsqbDz0Im2 mFyg== X-Forwarded-Encrypted: i=1; AJvYcCVyyh5paKXjRquOpwMo6bZTaaEq+CXoYzsXhjCSr1/pRWFXxVl/Un42Cqdl3SEKl/G5uFed5G/2ikmwqyg=@vger.kernel.org X-Gm-Message-State: AOJu0Yyp+WsU8BhbKERgTQeFWweNVmP8tQHZypitJWqYFc6OTibdG6uo A2Geefu3G3bBD+xU0fVZ8OZHJQlLy4DlPK1aBP17LIBCb+E+QTlbFUpY X-Gm-Gg: ATEYQzzqhscboJ0ZFPmGOuc1uyLO+5YUe3oJM05AYaBkqGzXoxv8de0TnJOxX3d6x7E q7XBv9gQCUMhX5FezUoP+SayuoC7FG8bDPnS4V/xsAlXG49yJhZV1o8S4QVT3wckD//rUR24fMA 4CDpIV+drwetD8HrBKMGbas+lQMtnFfq9OGz8KGZggx3Q45nucxox5+R1i7szhKlXSkiXnDq84/ 1ApWgpoymiMsK6Jq9XC+Q7fzidGhan8Xt9kbbqo/mHbhicOgljvxWMdGWBak1BGrtLoZnXTKTlP MMvWdFGIw7AeJwKe/3MYbx313vS9cwdYOm4fySnF86Ehj4w4d2inmB/tE6C/rHZ9f21c0Tqct2H Oquzws8evaoO7d73OkfvmgSSgVfxW0UVx7iwlEtje/89+pu4/woiCfy16WtD4xhdFPJJNyTL8GT OPaJ1PZpgkL3k5hjOk+8oDWB4= X-Received: by 2002:a17:90b:538c:b0:356:2db3:1206 with SMTP id 98e67ed59e1d1-359a69dae4emr1318069a91.13.1772611682959; Wed, 04 Mar 2026 00:08:02 -0800 (PST) Received: from localhost ([2001:19f0:8001:1b2d:5400:5ff:fefa:a95d]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-359a913ba77sm344382a91.2.2026.03.04.00.08.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Mar 2026 00:08:02 -0800 (PST) From: Inochi Amaoto To: Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yixun Lan , Maxime Coquelin , Alexandre Torgue , Richard Cochran , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , "Russell King (Oracle)" , Yao Zi , Yanteng Si , Inochi Amaoto , Lad Prabhakar , Vladimir Oltean , Chen-Yu Tsai , Shangjuan Wei , Boon Khai Ng , Maxime Chevallier , Quentin Schulz , Giuseppe Cavallaro , Jose Abreu Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, Yixun Lan , Longbin Li Subject: [PATCH net-next v7 3/3] net: stmmac: Add glue layer for Spacemit K3 SoC Date: Wed, 4 Mar 2026 16:07:20 +0800 Message-ID: <20260304080721.1658224-4-inochiama@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260304080721.1658224-1-inochiama@gmail.com> References: <20260304080721.1658224-1-inochiama@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The ethernet controller on Spacemit K3 SoC is Synopsys DesignWare MAC (version 5.40a), with the following special points: 1. The rate of the tx clock line is auto changed when the mac speed rate is changed, and no need for changing the input tx clock. 2. This controller require a extra syscon device to configure the interface type, enable wake up interrupt and delay configuration if needed. Add Spacemit dwmac driver support on the Spacemit K3 SoC. Signed-off-by: Inochi Amaoto --- drivers/net/ethernet/stmicro/stmmac/Kconfig | 12 + drivers/net/ethernet/stmicro/stmmac/Makefile | 1 + .../ethernet/stmicro/stmmac/dwmac-spacemit.c | 228 ++++++++++++++++++ 3 files changed, 241 insertions(+) create mode 100644 drivers/net/ethernet/stmicro/stmmac/dwmac-spacemit.c diff --git a/drivers/net/ethernet/stmicro/stmmac/Kconfig b/drivers/net/ethe= rnet/stmicro/stmmac/Kconfig index 07088d03dbab..d3a6ab7383fc 100644 --- a/drivers/net/ethernet/stmicro/stmmac/Kconfig +++ b/drivers/net/ethernet/stmicro/stmmac/Kconfig @@ -216,6 +216,18 @@ config DWMAC_SOPHGO for the stmmac device driver. This driver is used for the ethernet controllers on various Sophgo SoCs. =20 +config DWMAC_SPACEMIT + tristate "Spacemit dwmac support" + depends on OF && (ARCH_SPACEMIT || COMPILE_TEST) + select MFD_SYSCON + default m if ARCH_SPACEMIT + help + Support for ethernet controllers on Spacemit RISC-V SoCs + + This selects the Spacemit platform specific glue layer support + for the stmmac device driver. This driver is used for the + Spacemit K3 ethernet controllers. + config DWMAC_STARFIVE tristate "StarFive dwmac support" depends on OF && (ARCH_STARFIVE || COMPILE_TEST) diff --git a/drivers/net/ethernet/stmicro/stmmac/Makefile b/drivers/net/eth= ernet/stmicro/stmmac/Makefile index c9263987ef8d..945c5354eced 100644 --- a/drivers/net/ethernet/stmicro/stmmac/Makefile +++ b/drivers/net/ethernet/stmicro/stmmac/Makefile @@ -27,6 +27,7 @@ obj-$(CONFIG_DWMAC_RZN1) +=3D dwmac-rzn1.o obj-$(CONFIG_DWMAC_S32) +=3D dwmac-s32.o obj-$(CONFIG_DWMAC_SOCFPGA) +=3D dwmac-altr-socfpga.o obj-$(CONFIG_DWMAC_SOPHGO) +=3D dwmac-sophgo.o +obj-$(CONFIG_DWMAC_SPACEMIT) +=3D dwmac-spacemit.o obj-$(CONFIG_DWMAC_STARFIVE) +=3D dwmac-starfive.o obj-$(CONFIG_DWMAC_STI) +=3D dwmac-sti.o obj-$(CONFIG_DWMAC_STM32) +=3D dwmac-stm32.o diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-spacemit.c b/drivers= /net/ethernet/stmicro/stmmac/dwmac-spacemit.c new file mode 100644 index 000000000000..22aa25a7417b --- /dev/null +++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-spacemit.c @@ -0,0 +1,228 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Spacemit DWMAC platform driver + * + * Copyright (C) 2026 Inochi Amaoto + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "stmmac_platform.h" + +/* ctrl register bits */ +#define CTRL_PHY_INTF_RGMII BIT(3) +#define CTRL_PHY_INTF_MII BIT(4) +#define CTRL_WAKE_IRQ_EN BIT(9) +#define CTRL_PHY_IRQ_EN BIT(12) + +/* dline register bits */ +#define RGMII_RX_DLINE_EN BIT(0) +#define RGMII_RX_DLINE_STEP GENMASK(5, 4) +#define RGMII_RX_DLINE_CODE GENMASK(15, 8) +#define RGMII_TX_DLINE_EN BIT(16) +#define RGMII_TX_DLINE_STEP GENMASK(21, 20) +#define RGMII_TX_DLINE_CODE GENMASK(31, 24) + +#define MAX_DLINE_DELAY_CODE 0xff +#define MAX_WORKED_DELAY 2800 +/* Note: the delay step value is at 0.1ps */ +#define K3_DELAY_STEP 367 + +struct spacmit_dwmac { + struct regmap *apmu; + unsigned int ctrl_offset; + unsigned int dline_offset; +}; + +static int spacemit_dwmac_set_delay(struct spacmit_dwmac *dwmac, + unsigned int tx_code, unsigned int rx_code) +{ + unsigned int mask, val; + + mask =3D RGMII_TX_DLINE_STEP | RGMII_TX_DLINE_CODE | RGMII_TX_DLINE_EN | + RGMII_RX_DLINE_STEP | RGMII_RX_DLINE_CODE | RGMII_RX_DLINE_EN; + + /* + * Since the delay step provided by config 0 is small enough, and + * it can cover the range of the valid delay, so there is no needed + * to use other step config. + */ + val =3D FIELD_PREP(RGMII_TX_DLINE_STEP, 0) | + FIELD_PREP(RGMII_TX_DLINE_CODE, tx_code) | RGMII_TX_DLINE_EN | + FIELD_PREP(RGMII_RX_DLINE_STEP, 0) | + FIELD_PREP(RGMII_RX_DLINE_CODE, rx_code) | RGMII_RX_DLINE_EN; + + return regmap_update_bits(dwmac->apmu, dwmac->dline_offset, + mask, val); +} + +static int spacemit_dwmac_detected_delay_value(unsigned int delay) +{ + if (delay =3D=3D 0) + return 0; + + if (delay > MAX_WORKED_DELAY) + return -EINVAL; + + /* + * Note K3 require a specific factor for calculate + * the delay, in this scenario it is 0.9. So the + * formula is code * step / 10 * 0.9 + */ + return DIV_ROUND_CLOSEST(delay * 10 * 10, K3_DELAY_STEP * 9); +} + +static int spacemit_dwmac_fix_delay(struct spacmit_dwmac *dwmac, + struct plat_stmmacenet_data *plat_dat, + unsigned int tx_delay, + unsigned int rx_delay) +{ + int rx_code; + int tx_code; + + rx_code =3D spacemit_dwmac_detected_delay_value(rx_delay); + if (rx_code < 0) + return rx_code; + + tx_code =3D spacemit_dwmac_detected_delay_value(tx_delay); + if (tx_code < 0) + return tx_code; + + return spacemit_dwmac_set_delay(dwmac, tx_code, rx_code); +} + +static int spacemit_dwmac_update_irq_config(struct spacmit_dwmac *dwmac, + struct stmmac_resources *stmmac_res) +{ + unsigned int mask =3D CTRL_WAKE_IRQ_EN; + unsigned int val =3D stmmac_res->wol_irq >=3D 0 ? CTRL_WAKE_IRQ_EN : 0; + + return regmap_update_bits(dwmac->apmu, dwmac->ctrl_offset, + mask, val); +} + +static void spacemit_get_interfaces(struct stmmac_priv *priv, void *bsp_pr= iv, + unsigned long *interfaces) +{ + __set_bit(PHY_INTERFACE_MODE_MII, interfaces); + __set_bit(PHY_INTERFACE_MODE_RMII, interfaces); + phy_interface_set_rgmii(interfaces); +} + +static int spacemit_set_phy_intf_sel(void *bsp_priv, u8 phy_intf_sel) +{ + struct spacmit_dwmac *dwmac =3D bsp_priv; + unsigned int mask =3D CTRL_PHY_INTF_MII | CTRL_PHY_INTF_RGMII; + unsigned int val =3D 0; + + switch (phy_intf_sel) { + case PHY_INTF_SEL_GMII_MII: + val =3D CTRL_PHY_INTF_MII; + break; + + case PHY_INTF_SEL_RMII: + break; + + case PHY_INTF_SEL_RGMII: + val =3D CTRL_PHY_INTF_RGMII; + break; + + default: + return -EINVAL; + } + + return regmap_update_bits(dwmac->apmu, dwmac->ctrl_offset, + mask, val); +} + +static int spacemit_dwmac_probe(struct platform_device *pdev) +{ + struct plat_stmmacenet_data *plat_dat; + struct stmmac_resources stmmac_res; + struct device *dev =3D &pdev->dev; + struct spacmit_dwmac *dwmac; + unsigned int offset[2]; + struct regmap *apmu; + struct clk *clk_tx; + u32 rx_delay =3D 0; + u32 tx_delay =3D 0; + int ret; + + ret =3D stmmac_get_platform_resources(pdev, &stmmac_res); + if (ret) + return dev_err_probe(dev, ret, + "failed to get platform resources\n"); + + dwmac =3D devm_kzalloc(&pdev->dev, sizeof(*dwmac), GFP_KERNEL); + if (!dwmac) + return -ENOMEM; + + plat_dat =3D devm_stmmac_probe_config_dt(pdev, stmmac_res.mac); + if (IS_ERR(plat_dat)) + return dev_err_probe(dev, PTR_ERR(plat_dat), + "failed to parse DT parameters\n"); + + clk_tx =3D devm_clk_get_enabled(&pdev->dev, "tx"); + if (IS_ERR(clk_tx)) + return dev_err_probe(&pdev->dev, PTR_ERR(clk_tx), + "failed to get tx clock\n"); + + apmu =3D syscon_regmap_lookup_by_phandle_args(pdev->dev.of_node, + "spacemit,apmu", 2, + offset); + if (IS_ERR(apmu)) + return dev_err_probe(dev, PTR_ERR(apmu), + "Failed to get apmu regmap\n"); + + dwmac->apmu =3D apmu; + dwmac->ctrl_offset =3D offset[0]; + dwmac->dline_offset =3D offset[1]; + + ret =3D spacemit_dwmac_update_irq_config(dwmac, &stmmac_res); + if (ret) + return dev_err_probe(dev, ret, "Failed to configure irq config\n"); + + of_property_read_u32(pdev->dev.of_node, "tx-internal-delay-ps", + &tx_delay); + of_property_read_u32(pdev->dev.of_node, "rx-internal-delay-ps", + &rx_delay); + + plat_dat->get_interfaces =3D spacemit_get_interfaces; + plat_dat->set_phy_intf_sel =3D spacemit_set_phy_intf_sel; + plat_dat->bsp_priv =3D dwmac; + + ret =3D spacemit_dwmac_fix_delay(dwmac, plat_dat, tx_delay, rx_delay); + if (ret) + return dev_err_probe(dev, ret, "Failed to configure delay\n"); + + return stmmac_dvr_probe(dev, plat_dat, &stmmac_res); +} + +static const struct of_device_id spacemit_dwmac_match[] =3D { + { .compatible =3D "spacemit,k3-dwmac" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, spacemit_dwmac_match); + +static struct platform_driver spacemit_dwmac_driver =3D { + .probe =3D spacemit_dwmac_probe, + .remove =3D stmmac_pltfr_remove, + .driver =3D { + .name =3D "spacemit-dwmac", + .pm =3D &stmmac_pltfr_pm_ops, + .of_match_table =3D spacemit_dwmac_match, + }, +}; +module_platform_driver(spacemit_dwmac_driver); + +MODULE_AUTHOR("Inochi Amaoto "); +MODULE_DESCRIPTION("Spacemit DWMAC platform driver"); +MODULE_LICENSE("GPL"); --=20 2.53.0