From nobody Wed Apr 15 16:45:30 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2237B3914EA for ; Wed, 4 Mar 2026 08:22:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772612525; cv=none; b=l5mXo2eldCJaQrloYIjsDB9cg7gr4T/x3mYUrAKHKFh5N30u54DMELweiNSQuWFYaQ7JhoibH2DHpMV5J00ZlR+ouoQqqjT7xCBJ7dX2KsWV/UfDukFfDwd7c49GeIIwUMgYaIoxAiSna2NVt1Xgwx8aOqkw53cr1Zg8BgmszgQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772612525; c=relaxed/simple; bh=pysVn0dtTrLL13JfTAmWaZskCFGo4Q8dXZlR8KxW+RQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=dnqclcvhZ9OAustS7dmKQGal3BWpi2OYltCZHyXxaERLi/jkligqVk46JzG1yzm+zWuSl7SjEXcKCNo+kZMeSn41IzSCgtgR/rGEj/zPgx8zdwG+qguEX09Mj9VHoXKtl9VvId9EmvGVMyhijCzXDEKykdrhsG61jj2z00T+xh0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=mnK7TA4Y; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=HXny0S+C; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="mnK7TA4Y"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="HXny0S+C" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6245T1k42306785 for ; Wed, 4 Mar 2026 08:22:03 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Fpe91AwzgJkPRVG0kPNXA33C1a2urKT4TBX2sBM0Lyw=; b=mnK7TA4Yk6R4y27Q bmrQuBeJNOyG8oMHPcD0hxc5bp5CDnLddLPmtQFWbb93H1eCtOfmUANg20WwL3ik R/+yFOaG7b9+FRuUrXE2PwiPPRpAF4eJuHD+10u9JfZMkoYaAupknncLO2Lm8q2+ 8sSARFhnIYcSAQ3rv8nUCV8mpgFNB5rOrcxNj4kwfV6eO1tNV8gqlb+lhfcvk8Qo zYm4qTZhj2zXVgxJMJPJknuB6tMYQdWlz56HrCU3A1BCU6TZY9465PenJW9WQpFT QgQFbN3uDd0nXSulkA3lSqyUsSjHAZpeAhEnCQPgc3LRdPEjkMosWtzlYaUDr4G7 xYqUVg== Received: from mail-oi1-f199.google.com (mail-oi1-f199.google.com [209.85.167.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cpau8sa3h-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 04 Mar 2026 08:22:03 +0000 (GMT) Received: by mail-oi1-f199.google.com with SMTP id 5614622812f47-464bbea2120so60282395b6e.3 for ; Wed, 04 Mar 2026 00:22:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772612523; x=1773217323; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Fpe91AwzgJkPRVG0kPNXA33C1a2urKT4TBX2sBM0Lyw=; b=HXny0S+C5+60vkRZO5sXPiKgMAr4YxA4jtQZvGuplnupQ1v/KzHiY1aJDGlib9c6Qj 3XILCjc6rdbgQuOlrTOGMh41Zx7Zof5tagQKuKllMlAxZKjcwmMg0/cj+DIj1ejt6apL I0cTut4SgTZz5t2xsz2KGJBrYCaoAVmZBKQfg0LUGaRgRJkImbYeWgMQu7XlUL80hx1I FUAHUGnmPTlyjQL5TKwI8Z5bCNG2ypKPiBH+ilHz/z/LBNUm0PdMkF3W2/lhf58OIQut Y0Y0si2hOoXY6vMChH6S7MNuJ7k9NNHnQlqMJ2fzUiyYVmdVrDJEj7iFvHyudAL9jx64 UGGw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772612523; x=1773217323; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Fpe91AwzgJkPRVG0kPNXA33C1a2urKT4TBX2sBM0Lyw=; b=hgqnZdgjwlvmpKH6od3M3mZiZZS+JAjooF5wg7CRmksfzl3ZoCxRAH98mWkVI46s4v ayCekWxFe9JbzOkzj1JtfulkHIxXzhEE1rNynjIGS5mF3EolDDMuGY3hSSNZ8NaldV02 W2dMJZtwsc3NgNCwytbK0nSSrwcJZjHYAbGuy7zVDW8UYakKR7ihVxhjONxhIg4ujeOr 8NqV36ZjX0rR55cRxL734NxoDKfHsrj9bI+XAyLrtN2/bNJyPovolLi3h30FmhaPswR4 lhO1Fdor5gicnq5dYkcyQLCYekRvNsgJq72Lwv+CrHBe5wQimtFrKLHMA+g9uY6Z51Vp w/XQ== X-Forwarded-Encrypted: i=1; AJvYcCW2v0txmZkRyGczD5uh5lbVwOLOmzhuUPc47SevMf2ue22GK8hcnRccuTxI7PVcfaXYgzfI/doePEDcuBQ=@vger.kernel.org X-Gm-Message-State: AOJu0YwSx8C0uyFBjK/jPRuaCIFanidEdjMqIIBjSVSQFgNlU4UVGPKa 0jPFnMb5njIWIOGGPC3Afn5L3RCPBNnyWix93k0Ntzit68LHwjwbyqLH/h6pAdpi2jaL22rvNKx +zoeSU4p7tUI/dqrUg2lhV94CpiWspyW+b418sWtywsWi1upyCm0k9taZH00sr7NNDM8= X-Gm-Gg: ATEYQzz55W6cBl/Lg3j/XjJf8+4nkplGOvncENbLINI6oiwDDpFoPOYnBRfZVw+N5V6 0baBysVfdN5q6yapNXLyHpWJezgNIws9DCu3g+f36YAnIaQnaEVfmhmuHRF72lJEnpd1NKWc030 LQRPdItgl/j4/H0lLGvtn2us8dzGAOiTA6pWPrhNsWxc8qp2JoWylcQor1yLU64bAIv3kgrwxwu CRWtbUa/GFy+4nnOQT5oW4WI5n8bHhws9g5LxQSWqIGkO4S+9AOBYZx9vhsFWWyr9KvsyDyvXuB 0KRTAE/w2CAittyLGRi1jYkBJddyuJTF+8Y0Qeb5A34WBmU5Xn2aNK8Pca8mfk5Y7CAzpsB/+EA MUm5FMUp7WU/Zej6xfjWG46S2YyzoBg/NsjG+LjCn7NFyp7NY2gVWvQzCZCMrMH1t22IL X-Received: by 2002:a05:6808:2226:b0:45f:42d6:3006 with SMTP id 5614622812f47-4651abb49fdmr697283b6e.15.1772612522751; Wed, 04 Mar 2026 00:22:02 -0800 (PST) X-Received: by 2002:a05:6808:2226:b0:45f:42d6:3006 with SMTP id 5614622812f47-4651abb49fdmr697272b6e.15.1772612522359; Wed, 04 Mar 2026 00:22:02 -0800 (PST) Received: from hu-qianyu-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 586e51a60fabf-4160d26d9absm18006952fac.16.2026.03.04.00.22.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Mar 2026 00:22:02 -0800 (PST) From: Qiang Yu Date: Wed, 04 Mar 2026 00:21:58 -0800 Subject: [PATCH 4/5] phy: qcom: qmp-pcie: Add Gen5 8-lanes mode for Glymur Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260304-glymur_gen5x8_phy-v1-4-849e9a72e125@oss.qualcomm.com> References: <20260304-glymur_gen5x8_phy-v1-0-849e9a72e125@oss.qualcomm.com> In-Reply-To: <20260304-glymur_gen5x8_phy-v1-0-849e9a72e125@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Qiang Yu X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1772612517; l=2780; i=qiang.yu@oss.qualcomm.com; s=20250513; h=from:subject:message-id; bh=pysVn0dtTrLL13JfTAmWaZskCFGo4Q8dXZlR8KxW+RQ=; b=BrV+/QVloaGE61UM9FsVTPr1aD7EKrsxuuvTAL97xJSWFbb/nvTDE2ZYO448OIIlEvGWGJ83b SwWOHOvIf64Cmwl8OEAmycjsaK2g/zz/ahP2entS4lQoIo00OhmC+Ri X-Developer-Key: i=qiang.yu@oss.qualcomm.com; a=ed25519; pk=Rr94t+fykoieF1ngg/bXxEfr5KoQxeXPtYxM8fBQTAI= X-Authority-Analysis: v=2.4 cv=AJS1/0o2 c=1 sm=1 tr=0 ts=69a7ebab cx=c_pps a=yymyAM/LQ7lj/HqAiIiKTw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=OKc3O2-h_waFBcwqEmQA:9 a=QEXdDO2ut3YA:10 a=efpaJB4zofY2dbm2aIRb:22 X-Proofpoint-ORIG-GUID: 6Lkynq6jXARD2msycvgQ4EuJ7r6Y2bzr X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzA0MDA2NCBTYWx0ZWRfX6mSEImcMTFmX XkgJyKKtSCiCn7gUntn+m5OxDHue5MIdroaJnUKOZSoNwKDNtTQzVVtjfZbqxZtFrmvC8268vNx EOGZIVLCzOht6/tBlNd/Bj8xD/qrsuXDb791bZVyapVRkqpJMN+KrkLhvNIWHfN2IuvldG9Fqna I0TGMgGvK8YRat9MbkQof2Gg3whzv6m0AwyEnhxWjLrFBQQDnGohGzdvCYJUZmn0FQVN8NjB8Rm UDMaKxM3eQnTC8O9ibmYnmvDycYehepoS3FtXkIfN/Baeo2p5nlUE3YJZ8qiMuIFPP4RpJGzXiv 8cKEZ6w2TCCMkg/xNevI2F43tLFnjuGXcjFKAqbFVxff6VWneWlV4kqjQD2BYwAoGhvVLglFSa+ TMgVsIrPvKK//WoC8vo3lWaFm9p3XaPLAkFSXmjUQAkgIdWiXDlvUwEJ8e3FoiJJiQUJq6E+rQa jVvnAZtcLcia2L5088A== X-Proofpoint-GUID: 6Lkynq6jXARD2msycvgQ4EuJ7r6Y2bzr X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-04_04,2026-03-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 lowpriorityscore=0 malwarescore=0 suspectscore=0 spamscore=0 phishscore=0 adultscore=0 priorityscore=1501 clxscore=1015 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603040064 The third PCIe controller on Glymur SoC supports 8-lane operation via bifurcation of two PHYs (each requires separate power domian, resets and aux clk). Add dedicated reset/no_csr reset list ("phy_b", "phy_b_nocsr") and clock ("phy_b_aux") required for 8-lane operation. Introduce new glymur_qmp_gen5x8_pciephy_cfg configuration to enable PCIe Gen5 x8 mode. Signed-off-by: Qiang Yu --- drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 30 ++++++++++++++++++++++++++++= +- 1 file changed, 29 insertions(+), 1 deletion(-) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c b/drivers/phy/qualcom= m/phy-qcom-qmp-pcie.c index 6b6c10218229b74540e520c6fe9fd1f890480b68..29bc0fe5ce37ecd6307da97d4e0= 91b3a52074d2b 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c @@ -3378,7 +3378,7 @@ static inline void qphy_clrbits(void __iomem *base, u= 32 offset, u32 val) =20 /* list of clocks required by phy */ static const char * const qmp_pciephy_clk_l[] =3D { - "aux", "cfg_ahb", "ref", "refgen", "rchng", "phy_aux", + "aux", "cfg_ahb", "ref", "refgen", "rchng", "phy_aux", "phy_b_aux", }; =20 /* list of regulators */ @@ -3403,6 +3403,14 @@ static const char * const sm8550_pciephy_nocsr_reset= _l[] =3D { "phy_nocsr", }; =20 +static const char * const glymur_pciephy_reset_l[] =3D { + "phy", "phy_b" +}; + +static const char * const glymur_pciephy_nocsr_reset_l[] =3D { + "phy_nocsr", "phy_b_nocsr", +}; + static const struct qmp_pcie_offsets qmp_pcie_offsets_qhp =3D { .serdes =3D 0, .pcs =3D 0x1800, @@ -4707,6 +4715,23 @@ static const struct qmp_phy_cfg glymur_qmp_gen4x2_pc= iephy_cfg =3D { .phy_status =3D PHYSTATUS_4_20, }; =20 +static const struct qmp_phy_cfg glymur_qmp_gen5x8_pciephy_cfg =3D { + .lanes =3D 8, + + .offsets =3D &qmp_pcie_offsets_v8_50, + + .reset_list =3D glymur_pciephy_reset_l, + .num_resets =3D ARRAY_SIZE(glymur_pciephy_reset_l), + .nocsr_reset_list =3D glymur_pciephy_nocsr_reset_l, + .num_nocsr_resets =3D ARRAY_SIZE(glymur_pciephy_nocsr_reset_l), + .vreg_list =3D qmp_phy_vreg_l, + .num_vregs =3D ARRAY_SIZE(qmp_phy_vreg_l), + + .regs =3D pciephy_v8_50_regs_layout, + + .phy_status =3D PHYSTATUS_4_20, +}; + static void qmp_pcie_init_port_b(struct qmp_pcie *qmp, const struct qmp_ph= y_cfg_tbls *tbls) { const struct qmp_phy_cfg *cfg =3D qmp->cfg; @@ -5484,6 +5509,9 @@ static const struct of_device_id qmp_pcie_of_match_ta= ble[] =3D { }, { .compatible =3D "qcom,glymur-qmp-gen5x4-pcie-phy", .data =3D &glymur_qmp_gen5x4_pciephy_cfg, + }, { + .compatible =3D "qcom,glymur-qmp-gen5x8-pcie-phy", + .data =3D &glymur_qmp_gen5x8_pciephy_cfg, }, { .compatible =3D "qcom,ipq6018-qmp-pcie-phy", .data =3D &ipq6018_pciephy_cfg, --=20 2.34.1