From nobody Wed Apr 15 16:45:19 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A189623182D for ; Wed, 4 Mar 2026 12:59:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772629158; cv=none; b=s/sYjtpwi2VQfbR3nucK+y8Bvvixz3u8CYYIQEIktKVzpYk9pWojpS+OLZDAnJGSTBHIFWk8qb6ThoYZ8X9DWzjjs5ij2+OvufCHRn2oLBHIvUx2lEWGvOTYSetz4N/P7FH4W1ght8tzLL17N16VEQU2FlE1kuhxotloXvHBKig= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772629158; c=relaxed/simple; bh=EwI/Ilroe2dcZtsTMAQYHEJswLAcBpbqNllMx+9MzZM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=G63kyjquk9ldDwzVv7oGxeZFEpWJicfmaCYFABmy8z23ArPW3WjCeoU0btOm9vp9AzKwfS4j8BVjneJTFs2EdYLJbEBdZQqoSgANBSFr5OuHrL4T5sQzc1NNVFBadLFqirbqk3SoneVon4yfqKJjf7usRK0wMvvkOPKp33b2vUs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=UNduG8Rt; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Lf0r7DTY; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="UNduG8Rt"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Lf0r7DTY" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 624Cb168957024 for ; Wed, 4 Mar 2026 12:59:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= DvYYLWhWfjzIYUd3a5Nk0Q+Nm2WxSO1rmYo5uvWd9qA=; b=UNduG8RtC8CdcU0d eaiBl9BTZ9wjlPC/p5y8/ysUD+j7pK+rKYfZiY8fBvf57Jf8ENFW/PZeC13xFJA5 IhbbjJp7PsU3xCVIgA+4ECirwtjAGQcvFCp4mooRWnEhGu/vAO4ihpUOOjeR0xcX ooOCsyBOMuAklWOdAVumh0FLqtzFR1SSLat1+SJmwExFYRlKQl42rxEC1bd+e99D /1Z502u8I6gaHRBD7db7rb9Jv72ILjWm4Cmt0GN+NjGL1JUhrthhT6Ml0a/pXLrR 5lRHRfZMmrwnNlWNKRvemQ/XfQ+pXu5oZrEA8+2Nzt22jSctAFtfA1zT/8hrF8rr PZhD3A== Received: from mail-qk1-f199.google.com (mail-qk1-f199.google.com [209.85.222.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cp6qgaw9t-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 04 Mar 2026 12:59:13 +0000 (GMT) Received: by mail-qk1-f199.google.com with SMTP id af79cd13be357-8c70ed6c849so1007295685a.1 for ; Wed, 04 Mar 2026 04:59:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772629153; x=1773233953; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=DvYYLWhWfjzIYUd3a5Nk0Q+Nm2WxSO1rmYo5uvWd9qA=; b=Lf0r7DTYnBdXjnVA4LtZOApfBzJsuQdBqAsPQmMFV+AhmBTqOrg/KoLsKN4jMrKZXR Rx5Zwce5XLTaEQTY97GfTRc4LHkuO4VzCJbWYuwZnWE34UJEHhX2Ce3vWMyzWN2puFrn RriwS97R/1SUOVtnJ2zrvLq5XIU3eDI5/BmkZs3kbYEF+YHJ2Kaj6obD//SnN8eXm715 O/8CzE+huxlWOxE/IikI0ZjzMGx3ORyebGida28j70W6qeXrTX0o6/bTMKO/GQhPRvw1 ODoeUPRMlf2v0csOUyvj6mBhYBWKEdISTpOvGXXeRC3bZKbEASY4HmuUi9SPOQAhxMPn k8FQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772629153; x=1773233953; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=DvYYLWhWfjzIYUd3a5Nk0Q+Nm2WxSO1rmYo5uvWd9qA=; b=OfVBMxMgBuCMkUgYabQFx5EbUM94xqTEPbbwbMjwW5QS2cnw+O2XUE6PacTjF1eJcs 4bTlR9dP4MhtwrGNo91oFeB6O5k1ONI35aiJCzCgdfGI+b9AWsR51ahwkeOynJrWBBdF 94enQDyZ10TqfgYmQB+ipRjA0UCvQE5dfk/u0i37Pr9j2r6E30NghXezuwuipCR5pnrM etDqxPVoJ6bQQBhI69w0kQkEjDTbUGGJyTkABw2M9WLWVs82XIT7dT6ybXqOoqyH7eAP FLJaPEXd16XkkrEsenv726v5vvYIv041A7sznpZ1ZNUxTpyiXH4QYIKB96/sOfRFRN8M jTNQ== X-Forwarded-Encrypted: i=1; AJvYcCW1m4pZisqAlbXZ+ERwu6bfNAYqys6X4KoR5QuEfacZLOOtOZCtQmRpC38Z+orfCwyQy6pkHdnc6o0MdGg=@vger.kernel.org X-Gm-Message-State: AOJu0YzGn9HGLO3H9++TM/ecSG6ioDWVtR4ZNDiWXqAvDhxWPOIgVudJ pXSeqNnadZa9plFFYxJiP8O3pBwuTxdoY6OsQI2ubL4F9JJ1t4GrW2+/0e2edo+qLzkQAGYuNch e4CLYKnlDbk++VbRCNXr8uuxs0tyNNNwK1WHFzgYbqu5AwLe9H8nX3B02IKrhiYoXOY0= X-Gm-Gg: ATEYQzyBdLgWpi6l8OQ9+cETbnuvq9QuA0wFB59V2U4WU/gzJgFcomArNMrdBG5qqnc IUK5hDUxz/j88rksIfMpvJatbYAgBlngzq5/xPYNrbq57+IDR/BQG98ogwXLTeRdzPHYrqsEUXw bowh2e6cvTJmAZmLUXkrEajqZ71mHCLFqym7B4dwJpNFl9810fk5DqssD+cYcH9E/e9UQAAtkwi jXHIjsaNy88auqzycuuhOoLdVIaRt2ISn1jatpOKlWvZ+9eStZumQi3fIm29tkcYyi0OhtYC7WK 5DOQpsZUMtqHh4Hm7kpGhgVAOtwSadr9BezGhaxvyJZ39UAgoxI7rY/7Cv9RCI1VxU4dctH8Xk7 BQus3QMYrGkIkCs7AH/WmtfqF9a2IBou7G8ofURsSuzkF X-Received: by 2002:a05:620a:3722:b0:8ca:4288:b175 with SMTP id af79cd13be357-8cd5afa956bmr229358085a.55.1772629152810; Wed, 04 Mar 2026 04:59:12 -0800 (PST) X-Received: by 2002:a05:620a:3722:b0:8ca:4288:b175 with SMTP id af79cd13be357-8cd5afa956bmr229354785a.55.1772629152248; Wed, 04 Mar 2026 04:59:12 -0800 (PST) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-439c1fc577bsm11318491f8f.19.2026.03.04.04.59.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Mar 2026 04:59:11 -0800 (PST) From: Krzysztof Kozlowski Date: Wed, 04 Mar 2026 13:58:47 +0100 Subject: [PATCH v2 5/8] dt-bindings: display/msm: qcom,eliza-mdss: Add Eliza SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260304-drm-display-eliza-v2-5-ea0579f62358@oss.qualcomm.com> References: <20260304-drm-display-eliza-v2-0-ea0579f62358@oss.qualcomm.com> In-Reply-To: <20260304-drm-display-eliza-v2-0-ea0579f62358@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Jonathan Marek , Krishna Manikandan , Neil Armstrong , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Dmitry Baryshkov , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=16867; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=EwI/Ilroe2dcZtsTMAQYHEJswLAcBpbqNllMx+9MzZM=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpqCyOh5rPbpJVjTU4XV5cWNNjH+hXyGo6NFFiI ZH0jurPyAiJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaagsjgAKCRDBN2bmhouD 1yBQD/4kfgw4I24sop0bep/RuNdFYcUUDfqf9Jgt7li97H6KiNO9vBw4dwqPzXtnf7MvLHJ8vCR juuyA1IQZH2ccpEwLcdlLoRpm6VEp0LFBfyjGBFR0En4UauTmT1lYK4LSSN1TFOnLEA1Vsei85s 3rzVvXqIA+KyPPWnd9Hmr2aTdKGY4oW69bvvmTRClC7TUsbJoCDbwRWqqTXvZDZ/rt1O3BI6nCe o7Hz6ud0CH8u3lXEf1+LWFlAoRHaC9rQrXM6VnVyW1ECkul4RpTSIMGO8VY8RKCPAhyHtIz0pVD eS3zoXk3aEnAl6bOnsbNfmVXlrjeWAduzdQ0Nke8MVJiwpjUTiKk1Ryo7EN64MF95R8Np92VS0c N6x1lgFEuszAMT9WgKs4EDvHBuNaWNXuEeSxgFrqG9Ok0SgwSv9i7YOSY6sGqOayIk2DIG9vKJO M1Ozb87qoXkb7UnGGoWWQebKSRsPrCespFkss6HzKeuna874XIuNgvDeGLe7JOBWtjUcbC45sWE dBUGLoast9Z6yAqfBmlQOkOf6m9y6A7WBVT4FHaw/lwpHfE8hgKAgaii2+D2G9sJIX6s0BCCaG/ 5BCGAH4qMvpnYfGGCuypfOqO0vCaJK5MOm0crSyEPgKxyXNIm1MhCDCgw9HVWSG4v1B4IdlAT6U s0uyO00p39BJ1Eg== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzA0MDEwMyBTYWx0ZWRfX+AcHlOOVguqT VIACYua+NbE9GgzwXpNm4+HpX059EJ2L3e4wB4w1PDZIzyhUkTNM7Eh9MSRKHWMWEsvmWm3uvPx mpPawbHtL2tFRLCZ6Try5UWpNXxp3XiisuCQWrgNlzmwpwCifTWcvq92hMkT5duO6iaGWUUqkHY j+1ccZLE27cGWH8JY0cCLmIOaaEg+B0SG6kEiNw0JDg84SJdmBYeziBojCq3Ji4oX/kqukkQDA/ Sh3u9mKNttj9CTCdCQ+ty8kLI+TGtOYurpHazuR99UZcOc5VbinJ+xvKkUrQSgsTGIHqWpIz5Ng pEZ948w5SWWjGDmnQhSYn4iOHsSP3lZ8dkZnLjRxZE0E8BC/MnQlGfYGTLsIRrcQJMH8vGBfX+W 9y0Y2sRwnGh+EXiw+Vyqw/p1h9AT1kGrTiGtS8vJ4yqBpBwZfP3J4jI4Qt3UxKWXSXyg/8laLRw 8FHBTuD6Bmffr62qatw== X-Authority-Analysis: v=2.4 cv=UJ3Q3Sfy c=1 sm=1 tr=0 ts=69a82ca1 cx=c_pps a=HLyN3IcIa5EE8TELMZ618Q==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=wHLdSD0nsKlegPJtv6gA:9 a=QEXdDO2ut3YA:10 a=bTQJ7kPSJx9SKPbeHEYW:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-ORIG-GUID: kDdk6SjyblCMK8H1KO72cnAft1GjjRp6 X-Proofpoint-GUID: kDdk6SjyblCMK8H1KO72cnAft1GjjRp6 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-04_06,2026-03-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 priorityscore=1501 clxscore=1015 malwarescore=0 spamscore=0 adultscore=0 bulkscore=0 phishscore=0 impostorscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603040103 Add MDSS/MDP display subsystem for Qualcomm Eliza SoC, being overall a minor revision change against SM8750, but coming with few different components, like different DSI PHY, missing DP1 and added HDMI. The binding does not include HDMI description yet. Reviewed-by: Dmitry Baryshkov Signed-off-by: Krzysztof Kozlowski --- Changes in v2: 1. Fix build by decoupling from headers. --- .../bindings/display/msm/qcom,eliza-mdss.yaml | 494 +++++++++++++++++= ++++ 1 file changed, 494 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/qcom,eliza-mdss.= yaml b/Documentation/devicetree/bindings/display/msm/qcom,eliza-mdss.yaml new file mode 100644 index 000000000000..47938d13d1ca --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/qcom,eliza-mdss.yaml @@ -0,0 +1,494 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/msm/qcom,eliza-mdss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Eliza SoC Display MDSS + +maintainers: + - Krzysztof Kozlowski + +description: + Eliza SoC Mobile Display Subsystem (MDSS) encapsulates sub-blocks like D= PU + display controller, DSI and DP interfaces etc. + +$ref: /schemas/display/msm/mdss-common.yaml# + +properties: + compatible: + const: qcom,eliza-mdss + + clocks: + items: + - description: Display AHB + - description: Display hf AXI + - description: Display core + + iommus: + maxItems: 1 + + interconnects: + items: + - description: Interconnect path from mdp0 port to the data bus + - description: Interconnect path from CPU to the reg bus + + interconnect-names: + items: + - const: mdp0-mem + - const: cpu-cfg + +patternProperties: + "^display-controller@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dpu + + "^displayport-controller@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dp + + "^dsi@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dsi-ctrl + + "^phy@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dsi-phy-4nm + +required: + - compatible + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + #include + #include + + display-subsystem@ae00000 { + compatible =3D "qcom,eliza-mdss"; + reg =3D <0x0ae00000 0x1000>; + reg-names =3D "mdss"; + ranges; + + interrupts =3D ; + + clocks =3D <&disp_cc_mdss_ahb_clk>, + <&gcc_disp_hf_axi_clk>, + <&disp_cc_mdss_mdp_clk>; + + resets =3D <&disp_cc_mdss_core_bcr>; + + interconnects =3D <&mmss_noc_master_mdp QCOM_ICC_TAG_ALWAYS + &mc_virt_slave_ebi1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc_master_appss_proc QCOM_ICC_TAG_ACTIVE_ON= LY + &config_noc_slave_display_cfg QCOM_ICC_TAG_ACTIVE= _ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + power-domains =3D <&mdss_gdsc>; + + iommus =3D <&apps_smmu 0x800 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,eliza-dpu"; + reg =3D <0x0ae01000 0x93000>, + <0x0aeb0000 0x2008>; + reg-names =3D "mdp", + "vbif"; + + interrupts-extended =3D <&mdss 0>; + + clocks =3D <&gcc_disp_hf_axi_clk>, + <&disp_cc_mdss_ahb_clk>, + <&disp_cc_mdss_mdp_lut_clk>, + <&disp_cc_mdss_mdp_clk>, + <&disp_cc_mdss_vsync_clk>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&disp_cc_mdss_vsync_clk>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf1_out: endpoint { + remote-endpoint =3D <&mdss_dsi0_in>; + }; + }; + + port@1 { + reg =3D <1>; + + dpu_intf2_out: endpoint { + remote-endpoint =3D <&mdss_dsi1_in>; + }; + }; + + port@2 { + reg =3D <2>; + + dpu_intf0_out: endpoint { + remote-endpoint =3D <&mdss_dp0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-150000000 { + opp-hz =3D /bits/ 64 <150000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-207000000 { + opp-hz =3D /bits/ 64 <207000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-342000000 { + opp-hz =3D /bits/ 64 <342000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-417000000 { + opp-hz =3D /bits/ 64 <417000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-532000000 { + opp-hz =3D /bits/ 64 <532000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-600000000 { + opp-hz =3D /bits/ 64 <600000000>; + required-opps =3D <&rpmhpd_opp_nom_l1>; + }; + + opp-660000000 { + opp-hz =3D /bits/ 64 <660000000>; + required-opps =3D <&rpmhpd_opp_turbo>; + }; + }; + }; + + dsi@ae94000 { + compatible =3D "qcom,eliza-dsi-ctrl", "qcom,sm8750-dsi-ctrl", = "qcom,mdss-dsi-ctrl"; + reg =3D <0x0ae94000 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 4>; + + clocks =3D <&disp_cc_mdss_byte0_clk>, + <&disp_cc_mdss_byte0_intf_clk>, + <&disp_cc_mdss_pclk0_clk>, + <&disp_cc_mdss_esc0_clk>, + <&disp_cc_mdss_ahb_clk>, + <&gcc_disp_hf_axi_clk>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&disp_cc_esync0_clk>, + <&disp_cc_osc_clk>, + <&disp_cc_mdss_byte0_clk_src>, + <&disp_cc_mdss_pclk0_clk_src>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dsi0_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi0_in: endpoint { + remote-endpoint =3D <&dpu_intf1_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi0_out: endpoint { + remote-endpoint =3D <&panel0_in>; + data-lanes =3D <0 1 2 3>; + }; + }; + }; + + mdss_dsi_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-140630000 { + opp-hz =3D /bits/ 64 <140630000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-187500000 { + opp-hz =3D /bits/ 64 <187500000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-358000000 { + opp-hz =3D /bits/ 64 <358000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + }; + }; + + mdss_dsi0_phy: phy@ae95000 { + compatible =3D "qcom,eliza-dsi-phy-4nm", "qcom,sm8650-dsi-phy-= 4nm"; + reg =3D <0x0ae95000 0x200>, + <0x0ae95200 0x280>, + <0x0ae95500 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&disp_cc_mdss_ahb_clk>, + <&bi_tcxo_div2>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + vdds-supply =3D <&vreg_l2b>; + }; + + dsi@ae96000 { + compatible =3D "qcom,eliza-dsi-ctrl", "qcom,sm8750-dsi-ctrl", = "qcom,mdss-dsi-ctrl"; + reg =3D <0x0ae96000 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 5>; + + clocks =3D <&disp_cc_mdss_byte1_clk>, + <&disp_cc_mdss_byte1_intf_clk>, + <&disp_cc_mdss_pclk1_clk>, + <&disp_cc_mdss_esc1_clk>, + <&disp_cc_mdss_ahb_clk>, + <&gcc_disp_hf_axi_clk>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&disp_cc_esync1_clk>, + <&disp_cc_osc_clk>, + <&disp_cc_mdss_byte1_clk_src>, + <&disp_cc_mdss_pclk1_clk_src>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dsi1_phy>; + phy-names =3D "dsi"; + + vdda-supply =3D <&vreg_l4b>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi1_in: endpoint { + remote-endpoint =3D <&dpu_intf2_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi1_out: endpoint { + remote-endpoint =3D <&panel1_in>; + data-lanes =3D <0 1 2 3>; + }; + }; + }; + }; + + mdss_dsi1_phy: phy@ae97000 { + compatible =3D "qcom,eliza-dsi-phy-4nm", "qcom,sm8650-dsi-phy-= 4nm"; + reg =3D <0x0ae97000 0x200>, + <0x0ae97200 0x280>, + <0x0ae97500 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&disp_cc_mdss_ahb_clk>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + vdds-supply =3D <&vreg_l2b>; + }; + + displayport-controller@af54000 { + compatible =3D "qcom,eliza-dp", "qcom,sm8650-dp"; + reg =3D <0xaf54000 0x104>, + <0xaf54200 0xc0>, + <0xaf55000 0x770>, + <0xaf56000 0x9c>, + <0xaf57000 0x9c>; + + interrupts-extended =3D <&mdss 12>; + + clocks =3D <&disp_cc_mdss_ahb_clk>, + <&disp_cc_mdss_dptx0_aux_clk>, + <&disp_cc_mdss_dptx0_link_clk>, + <&disp_cc_mdss_dptx0_link_intf_clk>, + <&disp_cc_mdss_dptx0_pixel0_clk>, + <&disp_cc_mdss_dptx0_pixel1_clk>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&disp_cc_mdss_dptx0_link_clk_src>, + <&disp_cc_mdss_dptx0_pixel0_clk_src>, + <&disp_cc_mdss_dptx0_pixel1_clk_src>; + assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_LINK= _CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DI= V_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DI= V_CLK>; + + operating-points-v2 =3D <&dp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + dp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-192000000 { + opp-hz =3D /bits/ 64 <192000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&dpu_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&usb_dp_qmpphy_dp_in>; + link-frequencies =3D /bits/ 64 <1620000000 2700000= 000 5400000000 8100000000>; + }; + }; + }; + }; + }; --=20 2.51.0