From nobody Tue Apr 7 15:29:14 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C82D6288AD for ; Thu, 5 Mar 2026 04:29:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772684945; cv=none; b=U9dfGVSJXr5mKftjNDh1iUnyEGZQBesP0Evc8L8rY/1O1DuuFh2A3DwqCZqTPZTAq88zq4L4t5DBY6qPnIIH29f03QwZrZ70zgWZTK4xQfr5VT1SNh/swTdnZ/FA/Y/j0brQSGOp/QB0oqBI/AS3aKkKnv/2j3vQ5ssOiibRQZY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772684945; c=relaxed/simple; bh=3grPqos/sxA/TcnNVfsMwSjlhM4yvh+Tt+Y5c9KsoIE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ds4y5l6QcBLPfilRIPTZfTaUoEwLuImHsNT2Pig6OezFl7wS9iD7mCNBPhc9ieNXFJE1FNayvqiXCsd9Lc62gaj0gPO+zSvcczjR82oCqRNg3irftwPZ4g94JeFsSELYrqkBvGtZO0D04RN5hhiL9elwADSvXgtVBDfmFMZR1Gg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=U1P9Xhld; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=RArLKMzQ; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="U1P9Xhld"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="RArLKMzQ" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6253A97D865377 for ; Thu, 5 Mar 2026 04:28:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= X+0qvYpOj+GSCTh4FhMPJ74D2YOgGlJWQGoEszgurjQ=; b=U1P9Xhld0ad3rQru UNKKRxBKDmnD2JsRt15oMleiBb+6QcdpalwacaRV/gUY46E2jWs350VEV1zCwZlV +LP89yrST1zTBo3K4can0Gf6PNa3bCX3Rpb8FOW4yRzYIW+Joi9OXUgbw8GZ4kKs WeVQZ7apvGpqInLTTgAnhdalUaTDlKK3krZjL+U22pln5LRS3drP7ZL+Pn2yJquK d+GslPu5qKVvxC7eWQWxRPsxHKnhv6q+fC55wIiugoWqYcb2VnuRLVKZXPoJYPC2 GADx0I6c2SaaToibD2lY8dW8t5qel+0FluVVvkWe06LqoTJtvj1+xQDWuDCWOVep gZkH5w== Received: from mail-dl1-f70.google.com (mail-dl1-f70.google.com [74.125.82.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cq1pk06hw-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 05 Mar 2026 04:28:56 +0000 (GMT) Received: by mail-dl1-f70.google.com with SMTP id a92af1059eb24-12721cd1a2aso111181215c88.1 for ; Wed, 04 Mar 2026 20:28:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772684935; x=1773289735; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=X+0qvYpOj+GSCTh4FhMPJ74D2YOgGlJWQGoEszgurjQ=; b=RArLKMzQnLag/E37p/PZThbk7RTugtNQQ2RQ6jE15iSmTHPHzz+7EbGiIccFk/aeUK rhCFE5y7bt7kB18cmFxCOCHk7iFGXVxhiRViAZi+BSrHNCdae9hMYXVMUbP5cNiysCMa K6Mpx+EioReQzMPwxu/VpD3vkdOJelMAFGRwjyIzsyi0+oht+59Gq3rRlOxqzM+vN1B1 HA1f6pygscm+882fGneqTBKXg5JtOnnl2DHGCcRTtex/vChIponK+MYmQq0JN8ydTcPS qybVlgRJ0KGBq6h8ZzBaMoA5AdF7VeAkLwg1oPA3MZI1dPSO+e8PQ3OTE9mf6Rg/S3jD kj1g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772684935; x=1773289735; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=X+0qvYpOj+GSCTh4FhMPJ74D2YOgGlJWQGoEszgurjQ=; b=sWBdiuZStIjTdreVHa5CIrun2P+WuHo1bJZp+nZtqgsu+1GUEzOitX1Rykt4Nw/u2N BXHcW6Hj4hy9ts8EH7FMhFU2Wy4KIOUfywvbfLpRzGweppskal580Xlk2u90iYHJX+Yr q66Q8NE3rNbHAvlQSOXbFeaQhNuRZRj9O6Lap1rsgwgqg6RCIbgQscllIaK/f5oJbuSR NhHRQwho2gAa4bIQ+lE+kxYTqyFne8xE9dviOYwYj6WGrP1nzi9rjmsqDzo9bbe7fEfo ssIzPKH+KEL4dqLESmERQXIcBrhgIIbHvuI7KG77cCpP0b6Qjxoy5rUhXCTdNF0+ZZMU FPUg== X-Forwarded-Encrypted: i=1; AJvYcCUHjm2U54ENv4MpjunXCXk1uqtCgJjHyIE3jINHAnq3EFSGOLSJpzZzZANpLpJFRhI4/h2OB6adl1nQ/ME=@vger.kernel.org X-Gm-Message-State: AOJu0Ywl3hRBx3ZUNn4fB7oLUIef4B3JjkvvZMnDuSvgjcWArr65vkug gphTlP9kNjjpmRhoYt286Dporfo3+bYGucfynw5uZPQsD+QGm3Q9ljPUW8emTa9anJ+YV452UEC 9Zgx07e8syc4aX8Lq2VhVLFBp13Eyrt6n0WiRQ83v7jaOHuc0uCrydFy3z8i8iRV82Q3Z4fIooz s= X-Gm-Gg: ATEYQzysvjbh/8MnIv4D2vQZiIcjgDkx0NyeGyM1E/5DJ6cRUluYRfwOE1C9Wjx3mcG Zz4HsmaoIqalXC6JiVUtVQmFOs1Y6lVqOtrsFptElkaBMvcKQQRDfIrB5t8kSJ+VPfUVs46ah5N Fw9xPo8A0m7FOMehi/9Otha3uSur1PhGcNDG/lqFOYkR3nF9tfSfa3aZhOVYx4A6OqN+Z20pHsv OYicEsDe04bfCMKrQVIX/IFxyiTgmRmGmyPiSYt0/ZnVZlohdvAJnIOBFjuOEBUCb2CNJ43Ua0i oV2V8Q75i7O51j1xIPZ+Zx0JVgUtdWbvmQqYcC8okqAs/iWu7BSUxPNUfFaVaGbKJ3E02vRvODT 679QEDtt0EFAA+tt1QKaA9N0DqgT8CEUSLo7w/H/NiwXduFyYrhe89akiv/uBEvbQmpAwKjb6ZQ == X-Received: by 2002:a05:7022:128c:b0:123:3461:99be with SMTP id a92af1059eb24-128b70bca3cmr2384362c88.21.1772684935204; Wed, 04 Mar 2026 20:28:55 -0800 (PST) X-Received: by 2002:a05:7022:128c:b0:123:3461:99be with SMTP id a92af1059eb24-128b70bca3cmr2384344c88.21.1772684934521; Wed, 04 Mar 2026 20:28:54 -0800 (PST) Received: from hu-djaggi-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1279cbd1993sm11164942c88.2.2026.03.04.20.28.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Mar 2026 20:28:54 -0800 (PST) From: Deepti Jaggi Date: Wed, 04 Mar 2026 20:28:30 -0800 Subject: [PATCH v5 3/3] arm64: dts: qcom: sa8255p: Enable sa8255p-ride board support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260304-b4-scmi-upstream-v5-3-f8fc763d8da0@oss.qualcomm.com> References: <20260304-b4-scmi-upstream-v5-0-f8fc763d8da0@oss.qualcomm.com> In-Reply-To: <20260304-b4-scmi-upstream-v5-0-f8fc763d8da0@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Dmitry Baryshkov Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prasad Sodagudi , Nikunj Kela , Shazad Hussain , Deepti Jaggi X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1772684930; l=5572; i=deepti.jaggi@oss.qualcomm.com; s=20250501; h=from:subject:message-id; bh=IWhdCAnf38p0QfUFQDDgfqqYqbAllDJ54p52qROUU6s=; b=R9+F4R3m9iwbJxBDMl8BD3dpDGb1Lvq4GkQD2BbdQGucbUmEF/6HRusPiIcr69QDCDzFTCTxc YEROYTS18rPDGYXGPct1UC5vJ/polrlWP1TFlvvR59WmduDzFzwsiPD X-Developer-Key: i=deepti.jaggi@oss.qualcomm.com; a=ed25519; pk=+b3H5UC/u0pUK5+btJ+35nW+6vKwJV1CfjJ1CJWuOZw= X-Proofpoint-ORIG-GUID: NULfid22CVEiHsuT659v77KqSiBVdvs0 X-Authority-Analysis: v=2.4 cv=Gu9PO01C c=1 sm=1 tr=0 ts=69a90688 cx=c_pps a=SvEPeNj+VMjHSW//kvnxuw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=FU41NW7tA04laxmgGA4A:9 a=QEXdDO2ut3YA:10 a=Kq8ClHjjuc5pcCNDwlU0:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: NULfid22CVEiHsuT659v77KqSiBVdvs0 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzA1MDAzMSBTYWx0ZWRfX2VSQgmZrK4FV w6u4L3P6LKFpVStw9jkZhZUpwkgME6SYalloW09A14uAch5Z5ZJHdDeWWVx3LPvXkb0reWD7H5/ A9tI/EtnSRLAb4lpnxVaxiSNn6mBfnuF4117OVcK/lA5m9C5pnnfVzrwOE25QOyW38J62fbyMHI YGtrxqzguiF0Ues7yD5dh9WS1Kiln8QFD9tAI2bA4jtonyKwdiHay+00mUbBiSa7NMkOjl5zVwB 5gf7U/kmWCm5TijFoyv4gDmiBGUoWWn/frTD8fE2ApDOGXjL7PqHAIU8MkymAtVu2wDXpONoPGU mOjvaYSCtP/yucN1xePs8guoCfNqhd1KLgIyJdA71vFV2bIKDSLJ1NHs+defgPLFFnq8irq97rr J8ZvDQXGldGVQ26xVhtZ7fjCxI32loSxSToqjzPeMasMC805SfnjmGLxU+K8X2kZQKza27knE6v lNX9NgwufqYiGNNavSg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-04_09,2026-03-04_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 lowpriorityscore=0 suspectscore=0 phishscore=0 adultscore=0 impostorscore=0 clxscore=1015 priorityscore=1501 bulkscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603050031 From: Nikunj Kela Add initial device tree support for sa822p-ride board, to boot to shell with ramdisk and rootfs on ufs and uart10 as serial console. Co-developed-by: Shazad Hussain Signed-off-by: Shazad Hussain Signed-off-by: Nikunj Kela Co-developed-by: Deepti Jaggi Signed-off-by: Deepti Jaggi Reviewed-by: Bartosz Golaszewski --- arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/sa8255p-ride.dts | 222 ++++++++++++++++++++++++++= ++++ 2 files changed, 223 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index f80b5d9cf1e8..facfe99c2d97 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -172,6 +172,7 @@ qrb5165-rb5-vision-mezzanine-dtbs :=3D qrb5165-rb5.dtb = qrb5165-rb5-vision-mezzanin dtb-$(CONFIG_ARCH_QCOM) +=3D qrb5165-rb5-vision-mezzanine.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qru1000-idp.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sa8155p-adp.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D sa8255p-ride.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sa8295p-adp.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sa8540p-ride.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sa8775p-ride.dtb diff --git a/arch/arm64/boot/dts/qcom/sa8255p-ride.dts b/arch/arm64/boot/dt= s/qcom/sa8255p-ride.dts new file mode 100644 index 000000000000..6cf277fcc072 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/sa8255p-ride.dts @@ -0,0 +1,222 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include + +#include "sa8255p.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. SA8255P Ride"; + compatible =3D "qcom,sa8255p-ride", "qcom,sa8255p"; + + aliases { + serial0 =3D &uart10; + serial1 =3D &uart4; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + thermal-zones { + pmm8654au_0_thermal: pm8255-0-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&scmi23_sensor 0>; + + trips { + trip0 { + temperature =3D <105000>; + hysteresis =3D <0>; + type =3D "passive"; + }; + + trip1 { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + pmm8654au_1_thermal: pm8255-1-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&scmi23_sensor 1>; + + trips { + trip0 { + temperature =3D <105000>; + hysteresis =3D <0>; + type =3D "passive"; + }; + + trip1 { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + pmm8654au_2_thermal: pm8255-2-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&scmi23_sensor 2>; + + trips { + trip0 { + temperature =3D <105000>; + hysteresis =3D <0>; + type =3D "passive"; + }; + + trip1 { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + pmm8654au_3_thermal: pm8255-3-thermal { + polling-delay-passive =3D <100>; + thermal-sensors =3D <&scmi23_sensor 3>; + + trips { + trip0 { + temperature =3D <105000>; + hysteresis =3D <0>; + type =3D "passive"; + }; + + trip1 { + temperature =3D <125000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + }; +}; + +&gpll0_board_clk { + clock-frequency =3D <300000000>; +}; + +&pcie0_ep { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie0_ep_clkreq_default &pcie0_ep_perst_default + &pcie0_ep_wake_default>; + reset-gpios =3D <&tlmm 2 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 0 GPIO_ACTIVE_HIGH>; +}; + +&pcie1_ep { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie1_ep_clkreq_default &pcie1_ep_perst_default + &pcie1_ep_wake_default>; + reset-gpios =3D <&tlmm 4 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 5 GPIO_ACTIVE_HIGH>; +}; + +&qupv3_id_0 { + status =3D "okay"; +}; + +&qupv3_id_1 { + status =3D "okay"; +}; + +&scmi3 { + status =3D "okay"; +}; + +&scmi4 { + status =3D "okay"; +}; + +&scmi5 { + status =3D "okay"; +}; + +&scmi6 { + status =3D "okay"; +}; + +&scmi11 { + status =3D "okay"; +}; + +&scmi15 { + status =3D "okay"; +}; + +&scmi23 { + status =3D "okay"; +}; + +&sleep_clk { + clock-frequency =3D <32000>; +}; + +&uart4 { + status =3D "okay"; +}; + +&uart10 { + status =3D "okay"; +}; + +&tlmm { + pcie0_ep_clkreq_default: pcie-ep-clkreq-default-state { + pins =3D "gpio1"; + function =3D "pcie0_clkreq"; + drive-strength =3D <2>; + bias-disable; + }; + + pcie0_ep_perst_default: pcie-ep-perst-default-state { + pins =3D "gpio2"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-pull-down; + }; + + pcie0_ep_wake_default: pcie-ep-wake-default-state { + pins =3D "gpio0"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + pcie1_ep_clkreq_default: pcie-ep-clkreq-default-state { + pins =3D "gpio3"; + function =3D "pcie1_clkreq"; + drive-strength =3D <2>; + bias-disable; + }; + + pcie1_ep_perst_default: pcie-ep-perst-default-state { + pins =3D "gpio4"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + + pcie1_ep_wake_default: pcie-ep-wake-default-state { + pins =3D "gpio5"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; +}; + +&ufs_mem_hc { + status =3D "okay"; +}; + +&xo_board_clk { + clock-frequency =3D <38400000>; +}; --=20 2.43.0