From nobody Thu Apr 9 17:59:27 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0FEE33264EA for ; Tue, 3 Mar 2026 16:43:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772556209; cv=none; b=EbJMRdBC5pG3U/G1ydANXWqaoz/eUfwCtLptxyqNciPeBkK91rffpGEiIIFmmfv0QYJXqgdwxwo+37ny4GaDqfW0uSI3edv5Pfnvi1iwndJNWXMNI+hhU4FvDByRXB2JexIBleYESPwZwSTfTQBeW0/BqlrFiwhlIm+XGeTsbNg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772556209; c=relaxed/simple; bh=/Y9yvbIVflTZGoxak/t0m6bjgdhG8e/xJZCPaqb1qSE=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=YOjjXsY64k9BD8eoePhIgdMkrMFhJWUavUqi25f/eaZTCSrDcVbZcDB0XNuJrsPIERpWdDIqB0hH0yyyhmksiaX5HCqG+idGjs14u/CN2gDIV3gQw5oYU/liT/T1I99zVub45Z0JJc+zhDn3nDXu5l+tuC7Xx5651w9/A4+ps7E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=pNEsRlGD; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=AB2V1/6A; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="pNEsRlGD"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="AB2V1/6A" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6239n8w32630018 for ; Tue, 3 Mar 2026 16:43:27 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=QO1j4VMiZdP cMlS2TtY7aC9MsTd8SUCYpTe3L54onAI=; b=pNEsRlGDac1kFAneh+tqt514/BI XnUZGSBZhI98UWotHdMylkeADRkZR9ZEZ1vdiNlo41pnXAP7iyaakkaLa/DwEsUn zghz8x8SMR8RctIJ+LLhIdTWqKCH8jxVvdPMNNkvhPyOhStN30Zdl0hw9TrjR0cg RjsgYKs41oBo9odghwl7HG4HtimNqDR4k0b0rHCaI2GsnjZGynXmxdpPOM6pUNeV d8TX5RNoIeT/2euZbh+iDmOCoLypiRu8IaQpaCwtohHXzsZEns5SPXNfZ8Zpr05b 00YquTSIHl6/7zEfPrKMlUZMUpEurHfA1DrP/PavQtl1b/6FYlR4o+WC8qw== Received: from mail-pg1-f199.google.com (mail-pg1-f199.google.com [209.85.215.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cnhx5bkga-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 03 Mar 2026 16:43:26 +0000 (GMT) Received: by mail-pg1-f199.google.com with SMTP id 41be03b00d2f7-c6e204f951cso2787417a12.3 for ; Tue, 03 Mar 2026 08:43:26 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772556206; x=1773161006; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=QO1j4VMiZdPcMlS2TtY7aC9MsTd8SUCYpTe3L54onAI=; b=AB2V1/6A2bKQqm7+HldYxRFq4gGTlOuJpPzoivBHgSyIWLYk0H18PujNrzvozCMlVS NWcZraYfmiQ7XfWsh9LR2wbUDl3nB8dLMIcPRFEj4K39YbnGcB87uIhd+f2IBU0HqUu3 zDnqRSlcIJb2GBhmlaPffslVlrLae7KSdH2AtF8Xh771RmGvVOrMO8qJcI+3lblPvdl+ KCiGXQXj9Qe/rv4bS3XSZ5FquuNBL/h1k9dIvaRf3BDTYmD+Wag+4vKc3Qgvs4HQxx/f 8MJwG0RkNZTu6gxulRQ0vx/eLzBcoVjjkvzi6r/Hj8uVthu9NxwWe7yiVwD/RxB4XbBc X/Iw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772556206; x=1773161006; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=QO1j4VMiZdPcMlS2TtY7aC9MsTd8SUCYpTe3L54onAI=; b=uaQ6Si8sxM2ebEqRCM7TMluWzS6V0RSulL5zu4JV0M6psS4t3/k2W9M5h1QFnFjO9+ FnO6JwcD6KEvMo9w4cDoK+WqVtneN1ONKKK3vd0JSMrF48wwECWXuI6CrGKV9EJO3955 K/Y6Mrc8iB1Oq99b3L0GPEr0+uK2cheoknAy8bQee7NI9W6zgbW4l1tkLwrvDev1FbE4 EplbC1712V1HAVGGKoqOUdmj88ciRBwINevY8r8ZpcLaBTmv6Urnkz1xYiFRR4SmbwqT SzruXlVtDZDHwfErDdgwEAfKoPRpXC+LYdfbx8HD71Zi4JWfjLk0pG2p+CHZHob50xW9 xCBQ== X-Forwarded-Encrypted: i=1; AJvYcCUzLCNR0zwOhAYybtn/e0bZK3yNuR7mD5HlNyNEXB9uhulTihlC0kkIsR4nb2uKRdKZwbIFtFXBfw5E+IQ=@vger.kernel.org X-Gm-Message-State: AOJu0YysB74nVvibh4d0weiu0GOa6b22fVevKf2mCHmi9RcihZ6CtHHP Xu68tiuGxePl6kEmQGKHmPI2tZo41pZlJzKGD9i6DgdCgWTpuyG6lfZ8ApWICf9JQwTQ0ghYdZA JBhyoNCowMSreS5+LXSeY52SJ1+3H67/S4zfUHLPRJWhH1Sp1oPIfbVbJTQHhBhn0G+g= X-Gm-Gg: ATEYQzxUOBOCpDKQn2sLF1gzVfcmHNRyL/o+C7SSdqag19b+L0yU/Z6sLPNRfDPl/qt 7Ik3whTL4W8SW3Jiok4MfjO5F+dH/kJAkfdQ9Aw7XAZEjcPDf/Z8jqgEvTHpqGxGK3C6l4mHqcE rgmMN/EtwjYXCGSCiYKKEiNEEdQr1U8oiazVmgK3pywJUlIizGamotlbHFU+m3N+IixZgMHL4RZ t/LsKPlgoU4ziwW3+P3T5kexY9eHjIUxxHwdMudqdyXKDPhMjXQRAZzbm7N51Y+/pxwPrlqRfq+ x71qGGAN+GRfCw1SRMLtsl68HW7EPf1pc6F6/CL6rHB3gC8fDnjklTHnw+JYTiXMOjXFjuWHADy WCN7zSVhAj7MA0jHRPI9Dd5/La9F57BfvY0wLkqgA0wXTZU1IhqH/ X-Received: by 2002:a05:6a00:390e:b0:824:9f50:83c7 with SMTP id d2e1a72fcca58-8274d7d4efbmr11136092b3a.0.1772556205645; Tue, 03 Mar 2026 08:43:25 -0800 (PST) X-Received: by 2002:a05:6a00:390e:b0:824:9f50:83c7 with SMTP id d2e1a72fcca58-8274d7d4efbmr11136066b3a.0.1772556205055; Tue, 03 Mar 2026 08:43:25 -0800 (PST) Received: from hu-uchheda-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-8273a048615sm16153508b3a.52.2026.03.03.08.43.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Mar 2026 08:43:24 -0800 (PST) From: Umang Chheda To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, richardcochran@gmail.com Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, umang.chheda@oss.qualcomm.com, mohd.anwar@oss.qualcomm.com, krishna.chundru@oss.qualcomm.com, monish.chunara@oss.qualcomm.com, Dmitry Baryshkov Subject: [PATCH v3 1/1] arm64: dts: qcom: monaco-evk: Add IFP Mezzanine Date: Tue, 3 Mar 2026 22:13:14 +0530 Message-Id: <20260303164314.886733-2-umang.chheda@oss.qualcomm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260303164314.886733-1-umang.chheda@oss.qualcomm.com> References: <20260303164314.886733-1-umang.chheda@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzAzMDEzMyBTYWx0ZWRfX8+wTbC7f5X3I VGaq8/VgyOS5Ft3QjXQ/1tL40UpP/3BtrByg8vMRmBqZ9DJzoUCjMjkP/R+tBdKkiC4CsJrmsa5 gJjeCWeIsDiUal86ZPWbSraVRCkKion+PfY4xjsjzPKn6aqyw0eMOOoJI7m8as7Xosk0iroRMNK HkxaZe7FmPed5XMcbaj/xCz8m8CXUg6fFsBMOJbfUBbbzaOcZMn0Xj5sYxMn8fb0VGT1+9jvvcW /j1fF+/z1u1ZiaSaqvQE8CIRuTtUp01bNBL04FFrEsnaW/RrVG2Hoe31bkJ+WG47hnvVS5i4ijb nBU/RXMGR4OlGYy4GGZ7NXy5ak4BnCRKmSnQaZYMb8hXkgZzP5jaFiwyPfT0rLcqucIQrVnqyfu T8aJSQ+z2H2SmgjJdhaEntnC0ttcrB8HfkvvAdRFiRQbQP8nnDmyZT5pzXR3ZNM4/L3yscEYWde 1rA43xMD3JyGCNIzL7Q== X-Authority-Analysis: v=2.4 cv=T9CBjvKQ c=1 sm=1 tr=0 ts=69a70faf cx=c_pps a=Oh5Dbbf/trHjhBongsHeRQ==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=7WwWSvKBDqV37eUiOWMA:9 a=_Vgx9l1VpLgwpw_dHYaR:22 X-Proofpoint-GUID: dC53zbWc2lEA-1lo8JpaCmAp1etO-oJL X-Proofpoint-ORIG-GUID: dC53zbWc2lEA-1lo8JpaCmAp1etO-oJL X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-03_02,2026-03-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 adultscore=0 spamscore=0 lowpriorityscore=0 bulkscore=0 priorityscore=1501 clxscore=1015 suspectscore=0 malwarescore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603030133 Content-Type: text/plain; charset="utf-8" The IFP Mezzanine is an hardware expansion add-on board designed to be stacked on top of Monaco EVK. It has following peripherals : - 4x Type A USB ports in host mode. - TC9563 PCIe switch, which has following three downstream ports (DSP) : - 1st DSP is routed to an M.2 E-Key connector, intended for WLAN modules. - 2nd DSP is routed to an M.2 B-key connector, intended for cellular modems. - 3rd DSP with support for Dual Ethernet ports. - EEPROM. - LVDS Display. - 2*mini DP. Add support for following peripherals : - TC9563 PCIe Switch. - EEPROM. Enable support for USB hub, LVDS display and mini-DP later once dependent changes are available in monaco-evk core-kit. Written with inputs from : Krishna Chaitanya Chundru - PCIe Monish Chunara - EEPROM. Signed-off-by: Umang Chheda Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/Makefile | 4 + .../dts/qcom/monaco-evk-ifp-mezzanine.dtso | 149 ++++++++++++++++++ 2 files changed, 153 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index f80b5d9cf1e8..9d298e7e8a90 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -45,6 +45,10 @@ lemans-evk-el2-dtbs :=3D lemans-evk.dtb lemans-el2.dtbo dtb-$(CONFIG_ARCH_QCOM) +=3D lemans-evk-el2.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D milos-fairphone-fp6.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D monaco-evk.dtb + +monaco-evk-ifp-mezzanine-dtbs :=3D monaco-evk.dtb monaco-evk-ifp-mezzanine= .dtbo + +dtb-$(CONFIG_ARCH_QCOM) +=3D monaco-evk-ifp-mezzanine.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8216-samsung-fortuna3g.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8916-acer-a1-724.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8916-alcatel-idol347.dtb diff --git a/arch/arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso b/arch/= arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso new file mode 100644 index 000000000000..e6beb4393430 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso @@ -0,0 +1,149 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; +/plugin/; + +#include + +&{/} { + model =3D "Qualcomm Technologies, Inc. Monaco-EVK IFP Mezzanine"; + + vreg_0p9: regulator-0v9 { + compatible =3D "regulator-fixed"; + regulator-name =3D "VREG_0P9"; + + regulator-min-microvolt =3D <900000>; + regulator-max-microvolt =3D <900000>; + regulator-always-on; + regulator-boot-on; + }; + + vreg_1p8: regulator-1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "VREG_1P8"; + + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + regulator-boot-on; + }; +}; + +&i2c15 { + #address-cells =3D <1>; + #size-cells =3D <0>; + + eeprom1: eeprom@52 { + compatible =3D "giantec,gt24c256c", "atmel,24c256"; + reg =3D <0x52>; + pagesize =3D <64>; + + nvmem-layout { + compatible =3D "fixed-layout"; + #address-cells =3D <1>; + #size-cells =3D <1>; + }; + }; +}; + +&pcie0 { + iommu-map =3D <0x0 &pcie_smmu 0x0 0x1>, + <0x100 &pcie_smmu 0x1 0x1>, + <0x208 &pcie_smmu 0x2 0x1>, + <0x210 &pcie_smmu 0x3 0x1>, + <0x218 &pcie_smmu 0x4 0x1>, + <0x300 &pcie_smmu 0x5 0x1>, + <0x400 &pcie_smmu 0x6 0x1>, + <0x500 &pcie_smmu 0x7 0x1>, + <0x501 &pcie_smmu 0x8 0x1>; +}; + +&pcieport0 { + #address-cells =3D <3>; + #size-cells =3D <2>; + + pcie@0,0 { + compatible =3D "pci1179,0623"; + reg =3D <0x10000 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + + device_type =3D "pci"; + ranges; + bus-range =3D <0x2 0xff>; + + vddc-supply =3D <&vreg_0p9>; + vdd18-supply =3D <&vreg_1p8>; + vdd09-supply =3D <&vreg_0p9>; + vddio1-supply =3D <&vreg_1p8>; + vddio2-supply =3D <&vreg_1p8>; + vddio18-supply =3D <&vreg_1p8>; + + i2c-parent =3D <&i2c15 0x77>; + + resx-gpios =3D <&tlmm 124 GPIO_ACTIVE_LOW>; + + pinctrl-0 =3D <&tc9563_resx_n>; + pinctrl-names =3D "default"; + + pcie@1,0 { + reg =3D <0x20800 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + + device_type =3D "pci"; + ranges; + bus-range =3D <0x3 0xff>; + }; + + pcie@2,0 { + reg =3D <0x21000 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + + device_type =3D "pci"; + ranges; + bus-range =3D <0x4 0xff>; + }; + + pcie@3,0 { + reg =3D <0x21800 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + device_type =3D "pci"; + ranges; + bus-range =3D <0x5 0xff>; + + pci@0,0 { + reg =3D <0x50000 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + device_type =3D "pci"; + ranges; + }; + + pci@0,1 { + reg =3D <0x50100 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + device_type =3D "pci"; + ranges; + }; + }; + }; +}; + +&tlmm { + tc9563_resx_n: tc9563-resx-state { + pins =3D "gpio124"; + function =3D "gpio"; + bias-disable; + /* Reset pin of tc9563 is active low hence set default + * state of this pin to output-high. + */ + output-high; + }; +}; -- 2.34.1