From nobody Tue Apr 7 18:48:22 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 444FA374E5A for ; Tue, 3 Mar 2026 09:03:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772528601; cv=none; b=AkMt8CJ4ct1w/ma1WgT9Vfw8neIsqIFV5CbkrDENhQ7CzWVk2SphrfTEYt6Xtpv9MPawvtqGLZhrZekyMaWawsm2/zQVe8BIpUwtbajXpKW4g+EFTG7+AhUoAO6CSJDxFiuBVL36za0uKpZa5ygws2CDwQbMEMW1OKpP5LSfPf0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772528601; c=relaxed/simple; bh=v6GXIpomCwRaIEBFV0H7mVE2cv9w18Jd0dv/uSNpndo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=VLDtstPvYdb0yFBZkPu4R1CBCUq9LYn5WhvXoYA4z8qk1A1M1R10ohWmz65xy7Yw/mDzp9vLJ4Qikq7jOefvSk6/8uoYJ5j3iNn8KNtHa9giUWAqAbMrZmStMnTrJXKVmzTsBvNesL2WegQQpCz900kjq8MPRkhoksn+NxEf6qk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=GciZ3ZLN; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=hG5oh5sX; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="GciZ3ZLN"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="hG5oh5sX" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6236KVs11675548 for ; Tue, 3 Mar 2026 09:03:18 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=TkTFcphozn9ku+tN3w/Wku cRtPDQzYjgQnsjNoQKEZc=; b=GciZ3ZLNSU7CZxxtG4FDb/chNJZxUSLoAkSn2N DYiFMrZKKYosXhm4IB67iSIC5MfjK3xXvFMQMlMrnGH9lmuFoVUumD8PKjJsiSdZ HH8WNNyW4w4v4tNY23Cn/C7GOS4JTacurHxc0Fzf1QL838ggl/GKUzz4XoF0wuNz 4NGfXyfp3Njg612A7IbICQB6n2J0zfOpicri+jpLwI1gHoNxthJWdiVju++j2Tz6 7ncLHY3Xin+/ds8WhCLqn89/hhFXQYU11ervuDzJW6uyd+jNhOrvIQ/cEf+FjBkp Vbdip4kf3JSvUYHrKMlxUHotosIj4WXhJMFCNrM1pC69uOlQ== Received: from mail-qk1-f199.google.com (mail-qk1-f199.google.com [209.85.222.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cnhxsa3mu-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 03 Mar 2026 09:03:18 +0000 (GMT) Received: by mail-qk1-f199.google.com with SMTP id af79cd13be357-8cb3ad1b81aso6530792785a.2 for ; Tue, 03 Mar 2026 01:03:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772528597; x=1773133397; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=TkTFcphozn9ku+tN3w/WkucRtPDQzYjgQnsjNoQKEZc=; b=hG5oh5sXute537nF9gZubojSV9DjFQYcBhn+m3TbTmS2qJKbQ7oGSwNkvEcJhnFj/y npp+EA33h/qlrd3E3QKCtxIBOnmTMXk+adDX0QHOHWjKbeobYY+tSxY2ZC4AgGMEajlU 0Dn/eXvQqgYYiPwYsaHC/uqpERWuTfbbc/SWNnghF9lyeyESWehXyDyuzoT5/dQCR/DN crQGtW8UhkFdyvxg8d955Y/mI/J7NYn+0B8qpDXot0bl9aqwkEzyrCUwF+jKfjSPzGBU tDHZWcT7chxkvwr145pQ9jiAqgMr1qTGOQcMCg3ZeFeIlkawsuBWzUBF+hjOG13gneqq omWg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772528597; x=1773133397; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=TkTFcphozn9ku+tN3w/WkucRtPDQzYjgQnsjNoQKEZc=; b=Oj3ADGbP+asNoZdiQR1HLk3G9PhcIPP85F+fMJ049G/fkytJoniiY+n0IQOBm4ReWv dbe3BRaKapy9acmCxMTxADYN1dFRO7TuiPyhH+ui9Dv8EHO7P86P2WGV2ok7MyT8FTxL QeAgilyQQvZEFZpRxQMUjblCvgNJWCrl6WWoHLqy/4FcZYrksfxpKp5IjFTsAqTg4jQB QqN/um8ahkaB9TkPP7eLg3Vj7U4QzlUS95a9gpXwBt8aWaFwkUIOlg7qdyMBT3solygE wuLCTz11Kt+8fPi7IzxI5b2MMVUXUNLWyoiCL1eN2r/q1kpzkGz2bHwQ+NBtEVvEqWyO joHw== X-Forwarded-Encrypted: i=1; AJvYcCWy87dn9h7KPK8/9NCPfiiPV+6yhBSEG9mV+jW35Su9WJMqeacw9jhjHkYKWFk3eayHin10OkhJdLq3NXM=@vger.kernel.org X-Gm-Message-State: AOJu0YykIZtqV2j1ZmgRm98M+VzsW1sUi8t+swJihxE5eJs9//VfmAt+ KFqYoFdkEGR8IqyV09RvjmLF2By2G+12GOHs3F/+o7VrZYMIVBvDWCEELZbbaEX6zDE6irKEo57 Sn0PlEvjta6fPDTO1cjEs31PzqngYlEzg2kOqSjibdJaETB2VDK9D8l0qlbLTJ2IZUyY= X-Gm-Gg: ATEYQzzu+bD7daPGD4tpzq2I0b97qFaGSVhluKQANgQWOpnHBj5dQ1yPNxNmWN2Hssr OJ1USrBb7ge6BmcMIjqm19yhL6CNTX0bSzxh2Y6yN6ZsxmyOhYDwNm0Pgp8h4vboSA9DPIw3wSF apAQmUgdWser0jM1ZRDVm0Nlg51aEehnllmEeHTJU0QuLvzXO884QlEGT3HOSrMircdz9XeBInI MITG8Hq/GKfJ+/kcyfR5GCIrasowHb/00TWRe0VH5mq9ymTq8b00BVgHJ0/9k0x2YbdNEGFEcFP mn+ygwLz0/uBXcJdkKdlSpEKfX3U3XVjsqjCBo7yfkDw7zbMZcUEol5eqeHuOkQf/NEVlswCkah OzcvisWyp/H0IcF93UYpQwjbXRE4j5g== X-Received: by 2002:a05:620a:4515:b0:8c5:c9a0:ac28 with SMTP id af79cd13be357-8cbc8ddefc6mr2051043985a.21.1772528597301; Tue, 03 Mar 2026 01:03:17 -0800 (PST) X-Received: by 2002:a05:620a:4515:b0:8c5:c9a0:ac28 with SMTP id af79cd13be357-8cbc8ddefc6mr2051039085a.21.1772528596805; Tue, 03 Mar 2026 01:03:16 -0800 (PST) Received: from hackbox.lan ([86.121.162.109]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-483c3b7713csm305446785e9.11.2026.03.03.01.03.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Mar 2026 01:03:16 -0800 (PST) From: Abel Vesa Date: Tue, 03 Mar 2026 11:03:11 +0200 Subject: [PATCH v4] dt-bindings: display: msm: Fix reg ranges and clocks on Glymur Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260303-glymur-fix-dp-bindings-reg-clocks-v4-1-1ebd9c7c2cee@oss.qualcomm.com> X-B4-Tracking: v=1; b=H4sIAM6jpmkC/5WOQQ6CMBBFr0K6dkgpRcSV9zAu2jKFKlDtCNEY7 m7RhRsXupnkJS/vz4MRBofEtsmDBZwcOT9EkKuEmVYNDYKrIzPBxZoLUULT3fsxgHU3qM+g3VC 7oSEI2IDpvDkRlFzW3BiNaCsWO+eA0X5t7A9vplEf0VyX8GK0jq4+3F9PTNni/bM3ZZBBVdlSS 6FlrtTOE6WXUXXG930aD1tmp/wTzrn4JZwDh41FWSmT2aJYfwnP8/wEZZkgF0QBAAA= X-Change-ID: 20260227-glymur-fix-dp-bindings-reg-clocks-704d0ccbeef9 To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa Cc: Dmitry Baryshkov , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, stable@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=4732; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=v6GXIpomCwRaIEBFV0H7mVE2cv9w18Jd0dv/uSNpndo=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBppqPQFATVkMVWtiDfAQztcUVwOCLi/R8CS1GNa 1ZEEvkDgw+JAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaaaj0AAKCRAbX0TJAJUV Vsr1D/sHZq+NtGK7x3itFiR2rS3N4JOSxwkr5xJ8vU0K7ETjZBnWJfX04FfFrbF0Ofp4tGFxMrN 3M3GNtcQvAPBIIXSkFp0Pa5d64auW/8WZXwPh8lMyVD5DbHzEEnfw5k7Zz96qHl0JobEmLTnNxC V/30CIjZQRzLrBymmhloBVRC1Bop1J3NY8JonZq0d5jDIrc1yNDWm4GLmCGa1gIih7o1UOGzeIv ZkY7rDZst0wGgb9JXpi1q6n5ViKmmDwtFh13qaSbFo/5Te+P+SwHUeLdEORVEpzC8rn8hzZJfYs 2RbjGi3yKPjmVJ73JK8l7KNrPuYdh1Krw+UEkSRQuurWTOJMLHEb9JlUr1TFaggqXdS3R2qHORC geaJVNLKwt7xmKja/GIipiQf8/PZOpk0KLGRfZ0g41JVLgwjkKiaq3/CVQJ6AyMDsaq5Qq2E5l2 ncMhVoAE1/cjBJnNnB37lbio0OfOcYO4Y22F17ZwS9V11dB06t3SFKaNaXPh27V9T339sgd6QKD jFLg9SdkRhAJMAdG6pAjbQXxh31O0KOW+9KidgVq70DBcJ0S7U/+gj7Pe1DZedQ04mVFyCP0kD2 KBUW5yNZ/EsX20LuLBXyMvDm2tZtLq0lZ/6ATSBYwPHUsWGCTDeYXw6WPoHRfrQr9whd/pBUpk8 HHyQoTbljkreWsA== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-ORIG-GUID: Rrxqhz-LWsZzFKMn3HTAU0xKvH_LOkCe X-Authority-Analysis: v=2.4 cv=dfmNHHXe c=1 sm=1 tr=0 ts=69a6a3d6 cx=c_pps a=HLyN3IcIa5EE8TELMZ618Q==:117 a=oauzzCmhM186DRC0Y2yWPg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=bC-a23v3AAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=z1kAzz1p8kaNlQmLfu8A:9 a=QEXdDO2ut3YA:10 a=bTQJ7kPSJx9SKPbeHEYW:22 a=FO4_E8m0qiDe52t0p3_H:22 X-Proofpoint-GUID: Rrxqhz-LWsZzFKMn3HTAU0xKvH_LOkCe X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzAzMDA2NiBTYWx0ZWRfXwcaWtWcMxrzL 8vZMDN9qyEUQnhMqTfY0gvHVoCE4hCJ/dP5FEEF6ZGEZthlKbAnagXHf2CgCo+ediG6+LapFBwK VKKEPoxXrUvHvmEb61IOcANtL6zcE496e9D1K0cCOuXCjeQUd/6DMrnprZU2HjPCWLwt3sE9ZMU Oe58vr0lgu7hR2/Ygs0BAr19AJC/JZDEGpU7f1Ea6EvUfTgfcWT8CpGZmuTY0w9CiVEx2Y2F4uG 2iiWgCqMHrLtiZd3x2Jrkq88UdlNfncGN2/F8mDQl5G0PxFOpdcPI8Web/Tw/+Fjek8dLNIUO8A cBwp6co6Q98P3Q16CVUgIGuVnjwu7wAC79tymRHoCCWI0iO/kH6NK6tncql8z8B1zE7INtVmFMH iKQGh4Gvfo2llx065vwQNO5yHYEBRu47WPN3BSgyIm0oVviRcjCgzcgqCVXqLBcbMfF1NVKuAd+ 0tUMpyRcNN2jbM9OPSw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-02_05,2026-03-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 bulkscore=0 impostorscore=0 phishscore=0 clxscore=1015 spamscore=0 adultscore=0 suspectscore=0 lowpriorityscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603030066 The Glymur platform has four DisplayPort controllers. The hardware supports four streams (MST) per controller. However, on Glymur the first three controllers only have two streams wired to the display subsystem, while the fourth controller operates in single-stream mode. Add a dedicated clause for the Glymur compatible to require the register ranges for all four stream blocks, while allowing either one pixel clock (for the single-stream controller) or two pixel clocks (for the remaining controllers). Update the Glymur MDSS schema example by adding the missing p2, p3, mst2link and mst3link register blocks. Without these, the bindings validation fails. Also replace the made-up register addresses with the actual addresses from the first controller to match the SoC devicetree description. Cc: stable@vger.kernel.org # v6.19 Fixes: 8f63bf908213 ("dt-bindings: display: msm: Document the Glymur Diplay= Port controller") Fixes: 1aee577bbc60 ("dt-bindings: display: msm: Document the Glymur Mobile= Display SubSystem") Signed-off-by: Abel Vesa Reviewed-by: Krzysztof Kozlowski --- Did not pick up Dmitry's R-b tag as patches have been squashed and commit message re-worded. --- Changes in v4: - Squashed so that it doesn't break bisectability, as suggested by Krzysztof. - Link to v3: https://patch.msgid.link/20260302-glymur-fix-dp-bindings-reg-= clocks-v3-0-8fe49ac1f556@oss.qualcomm.com Changes in v3: - Fixed the reg ranges in the example node in qcom,glymur-mdss.yaml as well. - Link to v2: https://patch.msgid.link/20260302-glymur-fix-dp-bindings-reg-= clocks-v2-0-e99b6f871e3b@oss.qualcomm.com Changes in v2: - mistakenly sent without cover subject line. Please ignore. - Link to v1: https://patch.msgid.link/20260227-glymur-fix-dp-bindings-reg-= clocks-v1-1-99f7b42b43aa@oss.qualcomm.com --- .../bindings/display/msm/dp-controller.yaml | 21 +++++++++++++++++= +++- .../bindings/display/msm/qcom,glymur-mdss.yaml | 16 ++++++++++------ 2 files changed, 30 insertions(+), 7 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/dp-controller.ya= ml b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml index ebda78db87a6..02ddfaab5f56 100644 --- a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml +++ b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml @@ -253,7 +253,6 @@ allOf: enum: # these platforms support 2 streams MST on some interfaces, # others are SST only - - qcom,glymur-dp - qcom,sc8280xp-dp - qcom,x1e80100-dp then: @@ -310,6 +309,26 @@ allOf: minItems: 6 maxItems: 8 =20 + - if: + properties: + compatible: + contains: + enum: + # these platforms support 2 streams MST on some interfaces, + # others are SST only, but all controllers have 4 ports + - qcom,glymur-dp + then: + properties: + reg: + minItems: 9 + maxItems: 9 + clocks: + minItems: 5 + maxItems: 6 + clocks-names: + minItems: 5 + maxItems: 6 + unevaluatedProperties: false =20 examples: diff --git a/Documentation/devicetree/bindings/display/msm/qcom,glymur-mdss= .yaml b/Documentation/devicetree/bindings/display/msm/qcom,glymur-mdss.yaml index 2329ed96e6cb..64dde43373ac 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,glymur-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,glymur-mdss.yaml @@ -176,13 +176,17 @@ examples: }; }; =20 - displayport-controller@ae90000 { + displayport-controller@af54000 { compatible =3D "qcom,glymur-dp"; - reg =3D <0xae90000 0x200>, - <0xae90200 0x200>, - <0xae90400 0x600>, - <0xae91000 0x400>, - <0xae91400 0x400>; + reg =3D <0xaf54000 0x200>, + <0xaf54200 0x200>, + <0xaf55000 0xc00>, + <0xaf56000 0x400>, + <0xaf57000 0x400>, + <0xaf58000 0x400>, + <0xaf59000 0x400>, + <0xaf5a000 0x600>, + <0xaf5b000 0x600>; =20 interrupt-parent =3D <&mdss>; interrupts =3D <12>; --- base-commit: 7c21b660e919698b10efa8bdb120f0f9bc3d3832 change-id: 20260227-glymur-fix-dp-bindings-reg-clocks-704d0ccbeef9 Best regards, -- =20 Abel Vesa