From nobody Thu Apr 9 16:37:35 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1D31839EF38 for ; Tue, 3 Mar 2026 10:44:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772534666; cv=none; b=K2qe5TLgsalhvvOJxHFyU041i2pnYOU4hX9VCVrrFP9Mm58WGkTLUL9+PPGXIPNWtYaST9aNdHJsrdNXGvWEu1cBLT2zqkMyefeZgVVts9IPfwRidSGrjzMBwS/bmUg2oSVkKStZS4ykmF4tVi8iHLh5gkGLFTBHCwuKBsQQyR0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772534666; c=relaxed/simple; bh=T+Vo306r7VkyoSZ/FY2SiN8mai4An8ESlUW0TaW0c4k=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=S2bY5QQ7tiE/4kfURx/nVyEGZqYwXXTwDguNRwJqQGU5DWJ2Cm60H6h8bprgt1fvu/atPeEY+UstNfpZ0bAft0vrESUcNz9TzKWad0XrrifFh/SjuUtt6WUnoYahLD3qK7+sp3jv0wsoydwmRO3e9K0VFKb7fjPvMq38AWNsV3Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=KYBsiiNo; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=PWUzYEE/; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="KYBsiiNo"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="PWUzYEE/" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6239mcFT2307379 for ; Tue, 3 Mar 2026 10:44:21 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= wHfpwUSlMeg7aGs/zHFvK1V9+PqsMLFU7RbluKk2XbI=; b=KYBsiiNoZqtS6qIl VsTh9EBg6qMNO5loHiNqfwmsmkii6ZMHb2frcO5w78uU3v7s+d5qyYVqmIugsQPr PZF3kXHHMFYsS2aMwAsh4XZKANt3vk8IPBDjI4ooJf89ObY+DAdFYl9RKaTh5sF3 JPIwmY1e+teF6SJFET93PAg5zqWyvE2K8i2gkNcHc9yt16NgY/9dSZ6o9pU2nZHo C7MN9jbjoXNz9sgCicv4Qstc9XdWYaDcV6kh714smd/NepVf/7geFMY6Ct5KhzlN F0GAz4otkfx7IJev9RoQupMX0Mp+qDpW2zGFZfDOMl3y0M6JJn+6Q4NHArcgcinG mJZmow== Received: from mail-qk1-f197.google.com (mail-qk1-f197.google.com [209.85.222.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cnvtu89u4-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 03 Mar 2026 10:44:20 +0000 (GMT) Received: by mail-qk1-f197.google.com with SMTP id af79cd13be357-8cb4e37a796so3569693185a.2 for ; Tue, 03 Mar 2026 02:44:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772534660; x=1773139460; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=wHfpwUSlMeg7aGs/zHFvK1V9+PqsMLFU7RbluKk2XbI=; b=PWUzYEE/jmLSLZAF01lPmYAfL11hmE4yyCWf9g41ab13Z7w7i2IHcQhRVchrvmvBDR xKxIiDz5Za8B4vFXeIeKuSusG8LBDoPBz19pgzXjRKTtU5wj8QfITWfTdjFwKl3iQifz UvslyazvlKhWrDzWb4XEUlyC00qObGw10plwlVYwao673mYzC4p6nm3kD0BuTByPBJ3/ Q9orUcMjElj/fuNxmYztU2tNy4ZH5CGmJfTcOysWeh5M5pu4ziDDgnGOzLPUctXBgHWG Bi7wyywpqZw4EXSDsY0HdGTIpXlTGnhGfcOQWVU8+hZDlchA+2L/umaOD7vopFi1WLzm 7aWQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772534660; x=1773139460; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=wHfpwUSlMeg7aGs/zHFvK1V9+PqsMLFU7RbluKk2XbI=; b=iWNHrQacJODfXw++CJ7DxbI7iDsXEHMEFS0+qqex+NU/Bqmp1vU9WIaNWOf+z3QI1h XhxMVNuVgA/yvb7otoFbm74asYd98w2KULxC54ZhxeC6KlDUnaJ309WPzNIe9skeCYE7 gpf21MN4Hsn5eYI4nHQTP+U3H9iqo47u2iK5kLVWMNVKplh3G4QLUVOHm5G5Rb8SWo7c OQRyjnGmBh+QXRG4OclKWDelEEjfl8FFE6QSzoiJItTkeyeJ2iYJX5FU+nrQUnzDM8De IavrH99DUiyRMfdVzTYVb1Z5H4ijHDZsW5x3abVT2G8XYgiq7Q3i2t2CkoUQihDEORhz jqvg== X-Forwarded-Encrypted: i=1; AJvYcCUoKTq0q3H58lxIXB5e+shP5HCV7gSYwzORZvaedDb4IN08H2/Roj9G4odS82Tn4S167Hpp3ETeY7YLwHY=@vger.kernel.org X-Gm-Message-State: AOJu0Yw2J2QABwLFlWwcLS1l1AftVbPik/HKcvheQrMu/JNcLmqPnHPf TcjF6yA2y3Sc0H467fpd2o7PX9NLR15ebidvvpuEaIRHGtut3OLQstAbLhSd89fhddL5p3MJCz/ izzhbNOsWo7sTKSegffjV1eWJYWqqE9Ih2PAP8c90x+7eRCnOKsTkfGNYlQjhEP2sTAQ= X-Gm-Gg: ATEYQzxEwgIn3gMhLN75S4VrlGPOF/OrVveT0HF6cd3ZwzKUh7NkFNF/pNpVe9hIQaG YUEssLoH5U/uYxneUy33UZdTtHjtpy4IaWTywG3EdMSsOfVCK8/wE3AKXECr/9MPYxkXokRr26V LKW4JKroc4r3/zzKBZm+0J5aIHcdCgYoW3jdNb5mJ/EKTsG2VU7ET3PLNlD5OrYdr/a7L0tEweC dyEALYVHtVMHsOwEPIt365z31gGMdnYkv7PlCZUIsLNBnje659zrXp7OaTQUOmEdSN12KnJzyy2 lm3rkXbXiubZWATmEPxxcRD46X/7aVY4Jv3IZshMhRuxGj3CgfkeW/zFk2mglWGaJ57/GIeztbz /nCNgBq5tC6t43JhsFFuqnuJstFTxxw== X-Received: by 2002:a05:620a:2989:b0:8c5:22b2:8b4a with SMTP id af79cd13be357-8cbc8d6711dmr1773058085a.16.1772534659989; Tue, 03 Mar 2026 02:44:19 -0800 (PST) X-Received: by 2002:a05:620a:2989:b0:8c5:22b2:8b4a with SMTP id af79cd13be357-8cbc8d6711dmr1773055085a.16.1772534659287; Tue, 03 Mar 2026 02:44:19 -0800 (PST) Received: from hackbox.lan ([86.121.162.109]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-483c3b770e7sm365722485e9.9.2026.03.03.02.44.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Mar 2026 02:44:18 -0800 (PST) From: Abel Vesa Date: Tue, 03 Mar 2026 12:44:08 +0200 Subject: [PATCH RFT v3 1/2] arm64: dts: qcom: glymur: Describe display related nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260303-dts-qcom-glymur-crd-add-edp-v3-1-4d1ffcb1d9f6@oss.qualcomm.com> References: <20260303-dts-qcom-glymur-crd-add-edp-v3-0-4d1ffcb1d9f6@oss.qualcomm.com> In-Reply-To: <20260303-dts-qcom-glymur-crd-add-edp-v3-0-4d1ffcb1d9f6@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Pankaj Patil , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Abel Vesa X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=14307; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=SmjcEDVcMY7jezt6aFge7t1rHYa1dfP6lW0t3CF+UQo=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBpprt92KWGVOsEiTJxDN9ka9n2ZsXMjmUjLszHS w6gP7nbwj+JAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaaa7fQAKCRAbX0TJAJUV VqWEEACttYijZITI6i7IZKLoQweOVARUZGrvet/xniI4W39UePDeid0eCJb5QCyeVggxR2P7W3N rIg8bLQrilLBCSlkOv0oiFYVU8sFwECMonVp4eb++h+ylzXvTyQYqY2aHcW+W7th+sNXa0jUuCt eGQyYzCbezaCgUsg38wjq8WU4dBeqdtuLK2jgpB5DrbhP3TIlyO/0D6gsVfM2zdOzEuPZWGTY7+ n514fxl0lzkIiLV5L/Zs4vRfS2o1wqzRChsIKorPzUD0NxUytVhH+Wf4ZWP/yuDRZx82c20k9UK 19kj1s9lAgJCKHeplMnXXkVxN6pBQdM8U/nvCcfRF7IApCAZoWGIRbaOACqpO51XqPp80adYqIR PfeXuiOChfeO6BJkbLc4ZS4WVNbCbruWSOYmLRJgeM+zOIbczqvTQ3xfvHLZV5AXQlKbVkF7Hzp em76dG2Q2amjx1rj3zKTNFszNLQRAcYUE4WJKgDrq0x9hBIbQN5h4BdKYy7e/5OnILsh5td1JuB eirv62PdoKW67eLnHTEHcKpJexNTRP+iOTyny+waanaV9yoI5qtFggsX9dn1eEEcB/ZTjJjw7g1 BGkqlCOkVdBNZ0hQoC0xhVJD+3vgfdXuYSa3J5uCs3Livkz3D0KBR0cjDRTFjSvaKU7LvaVm3jp v/JCvm0q/DPx19Q== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-GUID: e96OuLS38PTNiX0FLdBqtQhhM5FYDqbX X-Proofpoint-ORIG-GUID: e96OuLS38PTNiX0FLdBqtQhhM5FYDqbX X-Authority-Analysis: v=2.4 cv=A75h/qWG c=1 sm=1 tr=0 ts=69a6bb85 cx=c_pps a=50t2pK5VMbmlHzFWWp8p/g==:117 a=oauzzCmhM186DRC0Y2yWPg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=Nt3j2eaCHLMPKZ4rhccA:9 a=WVK06ob88Sdqzod8:21 a=QEXdDO2ut3YA:10 a=IoWCM6iH3mJn3m4BftBB:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzAzMDA4MSBTYWx0ZWRfXye5lY2+Xv4KA vnpELUpHrzvnE6TuNZN5IJLB/m2DGg75Cv990j1Vi9L3CIYR0A56EWub4WJZGHrN0T9gFnWb6Xi kGUlJStDlBVKgedT6Yzi8TvzUO7ecJeNzFSu9EZ5BSK8dLg+e84uYTVqXM1y3xEL3+B5lbveXh7 YclGA/3rRI751liDIORLSxXrqPVYOaSufHPXPEqFKPzUqfhqt1LilHfMo2BPX74c1j58GG3hadU kAfvj0JINihXItYrMoTSIoWrJrcL4qlhb2BGix5VnUnRxBP8OiLDYUxIlPABsbcCiq7IwGDbELo U57yXizGOB5Ebib6JvuIGZ3LntZD5YVbPNazBRVrK431K36IVjC2Oc1G6cRoivZNQXFsmHrtxE0 TjEaGfu8wGtMcCDq2OTc9Rp3C72qOmuECK+tFBmgmtlMVrXlkVsBnNKRw9m/WWBeZkJaUVQf3tJ Rf2a4qj7bRj4x7/axaw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-02_05,2026-03-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 spamscore=0 lowpriorityscore=0 suspectscore=0 phishscore=0 adultscore=0 clxscore=1015 bulkscore=0 malwarescore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603030081 From: Abel Vesa The MDSS (Mobile Display SubSystem) on Glymur comes with 4 DisplayPort controllers. Describe them along with display controller and the eDP PHY. Then, attach the combo PHYs link and vco_div clocks to the Display clock controller and link up the PHYs and DP endpoints in the graph. Signed-off-by: Abel Vesa Signed-off-by: Abel Vesa Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/glymur.dtsi | 471 +++++++++++++++++++++++++++++++= +++- 1 file changed, 463 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qco= m/glymur.dtsi index 2aa9af8c96ce..bab67f6bdea1 100644 --- a/arch/arm64/boot/dts/qcom/glymur.dtsi +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi @@ -2367,6 +2367,28 @@ usb_mp_qmpphy1: phy@fa5000 { status =3D "disabled"; }; =20 + mdss_dp3_phy: phy@faac00 { + compatible =3D "qcom,glymur-dp-phy"; + reg =3D <0x0 0x00faac00 0x0 0x1d0>, + <0x0 0x00faa400 0x0 0x128>, + <0x0 0x00faa800 0x0 0x128>, + <0x0 0x00faa000 0x0 0x358>; + + clocks =3D <&dispcc DISP_CC_MDSS_DPTX3_AUX_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&tcsr TCSR_EDP_CLKREF_EN>; + clock-names =3D "aux", + "cfg_ahb", + "ref"; + + power-domains =3D <&rpmhpd RPMHPD_MX>; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + usb_0_hsphy: phy@fd3000 { compatible =3D "qcom,glymur-m31-eusb2-phy", "qcom,sm8750-m31-eusb2-phy"; @@ -2434,6 +2456,7 @@ port@2 { reg =3D <2>; =20 usb_dp_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp0_out>; }; }; }; @@ -2507,6 +2530,7 @@ port@2 { reg =3D <2>; =20 usb_1_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp1_out>; }; }; }; @@ -3683,6 +3707,7 @@ port@2 { reg =3D <2>; =20 usb_2_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp2_out>; }; }; }; @@ -4047,20 +4072,450 @@ usb_mp: usb@a400000 { status =3D "disabled"; }; =20 + mdss: display-subsystem@ae00000 { + compatible =3D "qcom,glymur-mdss"; + reg =3D <0x0 0x0ae00000 0x0 0x1000>; + reg-names =3D "mdss"; + + interrupts =3D ; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + + resets =3D <&dispcc DISP_CC_MDSS_CORE_BCR>; + + interconnects =3D <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&hsc_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + power-domains =3D <&dispcc DISP_CC_MDSS_CORE_GDSC>; + + iommus =3D <&apps_smmu 0x1de0 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,glymur-dpu"; + reg =3D <0x0 0x0ae01000 0x0 0x93000>, + <0x0 0x0aeb0000 0x0 0x3000>; + reg-names =3D "mdp", + "vbif"; + + interrupts-extended =3D <&mdss 0>; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + operating-points-v2 =3D <&mdp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf0_out: endpoint { + remote-endpoint =3D <&mdss_dp0_in>; + }; + }; + + port@4 { + reg =3D <4>; + + mdss_intf4_out: endpoint { + remote-endpoint =3D <&mdss_dp1_in>; + }; + }; + + port@5 { + reg =3D <5>; + + mdss_intf5_out: endpoint { + remote-endpoint =3D <&mdss_dp3_in>; + }; + }; + + port@6 { + reg =3D <6>; + + mdss_intf6_out: endpoint { + remote-endpoint =3D <&mdss_dp2_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-156000000 { + opp-hz =3D /bits/ 64 <156000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-205000000 { + opp-hz =3D /bits/ 64 <205000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-337000000 { + opp-hz =3D /bits/ 64 <337000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-417000000 { + opp-hz =3D /bits/ 64 <417000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-532000000 { + opp-hz =3D /bits/ 64 <532000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-600000000 { + opp-hz =3D /bits/ 64 <600000000>; + required-opps =3D <&rpmhpd_opp_nom_l1>; + }; + + opp-660000000 { + opp-hz =3D /bits/ 64 <660000000>; + required-opps =3D <&rpmhpd_opp_turbo>; + }; + + opp-717000000 { + opp-hz =3D /bits/ 64 <717000000>; + required-opps =3D <&rpmhpd_opp_turbo_l1>; + }; + }; + }; + + mdss_dp0: displayport-controller@af54000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0xaf54000 0x0 0x200>, + <0x0 0xaf54200 0x0 0x200>, + <0x0 0xaf55000 0x0 0xc00>, + <0x0 0xaf56000 0x0 0x400>, + <0x0 0xaf57000 0x0 0x400>, + <0x0 0xaf58000 0x0 0x400>, + <0x0 0xaf59000 0x0 0x400>, + <0x0 0xaf5a000 0x0 0x600>, + <0x0 0xaf5b000 0x0 0x600>; + + interrupts-extended =3D <&mdss 12>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_0_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_0_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&dpu_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { + remote-endpoint =3D <&usb_dp_qmpphy_dp_in>; + }; + }; + }; + + mdss_dp0_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-192000000 { + opp-hz =3D /bits/ 64 <192000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-675000000 { + opp-hz =3D /bits/ 64 <675000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + + mdss_dp1: displayport-controller@af5c000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0xaf5c000 0x0 0x200>, + <0x0 0xaf5c200 0x0 0x200>, + <0x0 0xaf5d000 0x0 0xc00>, + <0x0 0xaf5e000 0x0 0x400>, + <0x0 0xaf5f000 0x0 0x400>, + <0x0 0xaf60000 0x0 0x400>, + <0x0 0xaf61000 0x0 0x400>, + <0x0 0xaf62000 0x0 0x600>, + <0x0 0xaf63000 0x0 0x600>; + + interrupts-extended =3D <&mdss 13>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp1_in: endpoint { + remote-endpoint =3D <&mdss_intf4_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp1_out: endpoint { + remote-endpoint =3D <&usb_1_qmpphy_dp_in>; + }; + }; + }; + }; + + mdss_dp2: displayport-controller@af64000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0x0af64000 0x0 0x200>, + <0x0 0x0af64200 0x0 0x200>, + <0x0 0x0af65000 0x0 0xc00>, + <0x0 0x0af66000 0x0 0x400>, + <0x0 0x0af67000 0x0 0x400>, + <0x0 0x0af68000 0x0 0x400>, + <0x0 0x0af69000 0x0 0x400>, + <0x0 0x0af6a000 0x0 0x600>, + <0x0 0x0af6b000 0x0 0x600>; + + interrupts-extended =3D <&mdss 14>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_2_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_2_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + mdss_dp2_in: endpoint { + remote-endpoint =3D <&mdss_intf6_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp2_out: endpoint { + remote-endpoint =3D <&usb_2_qmpphy_dp_in>; + }; + }; + }; + }; + + mdss_dp3: displayport-controller@af6c000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0x0 0x0af6c000 0x0 0x200>, + <0x0 0x0af6c200 0x0 0x200>, + <0x0 0x0af6d000 0x0 0xc00>, + <0x0 0x0af6e000 0x0 0x400>, + <0x0 0x0af6f000 0x0 0x400>, + <0x0 0x0af70000 0x0 0x400>, + <0x0 0x0af71000 0x0 0x400>, + <0x0 0x0af72000 0x0 0x600>, + <0x0 0x0af73000 0x0 0x600>; + + interrupts-extended =3D <&mdss 15>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX3_PIXEL0_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX3_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC>; + assigned-clock-parents =3D <&mdss_dp3_phy 0>, + <&mdss_dp3_phy 1>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dp3_phy>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp3_in: endpoint { + remote-endpoint =3D <&mdss_intf5_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp3_out: endpoint { + }; + }; + }; + }; + }; =20 dispcc: clock-controller@af00000 { compatible =3D "qcom,glymur-dispcc"; reg =3D <0x0 0x0af00000 0x0 0x20000>; clocks =3D <&rpmhcc RPMH_CXO_CLK>, <&sleep_clk>, - <0>, /* dp0 */ - <0>, - <0>, /* dp1 */ - <0>, - <0>, /* dp2 */ - <0>, - <0>, /* dp3 */ - <0>, + <&usb_0_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp0 */ + <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp1 */ + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_2_qmpphy QMP_USB43DP_DP_LINK_CLK>, /* dp2 */ + <&usb_2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&mdss_dp3_phy 0>, /* dp3 */ + <&mdss_dp3_phy 1>, <0>, /* dsi0 */ <0>, <0>, /* dsi1 */ --=20 2.48.1 From nobody Thu Apr 9 16:37:35 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6C96839F167 for ; Tue, 3 Mar 2026 10:44:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772534665; cv=none; b=kyGS1L3Fphtrk6XCmY2Qf+szUj7mxfZcRONp6zmc+qlKt0+ryGGBLm9jkDxhbBBi4/Z3RhaeRG3swDhvj42NgHXCAqv/MzvgsBTYp7NvFo76WWyPftFBlKIwMX8IJOZ0OM7ECtfQ9F/Gq37UOLSJ7kSfDiZBMy58OO24CBY0Rqo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772534665; c=relaxed/simple; bh=USvLKa71RJbUjNptuk0Zb4PrEJ6wg3rpViEkKPUVfEk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ZvO4Ao0zHfdaKJESrGv9TEwlAE4fXZhInVic7Bte1OJY/nxJADWGBG0MIVOyGJj1MnWVrxndvTeGAWJrrDphodTrPad6yIp38AAwXKh5gdyR10x/VH7GnXpgQ1/b0eYq+5rKgyTJiCa2PW6kj6IWd2QcTv67D8DvpoFy8A2grYw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=J/UMvrzt; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=UU5RGv5n; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="J/UMvrzt"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="UU5RGv5n" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6239mnAs3995369 for ; Tue, 3 Mar 2026 10:44:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= uPsCZgzCQBBFYAYpl3kgUmKQzmJKuP/HRIEP4qbKYw0=; b=J/UMvrzt6/qnvbwK Wuj1gAPXhg7Vs8jNotcx/CstjLoxRqe7pmzNyO6Rvayu7AqJjKyLWsYjgr55TvhM PnNbIsjsyapvUPDZ6XjEdhhAZWBzyufUjqD6HQcz/BowhdAxAXl6ZaXrQLOEZHeA xLn9D6tuAhEGyFslS+O/RLTRMENIUzWFQQQOIyulwfKvPWrDR986uxUkx3AMVFJe S+gIAZ+NGZ5+wY8uOmphcMXWxX6pKkgnFwJ6VHqi1/66eE3gAyp446bZa81p6S8T WoZrpvMORY6nil/h65PmW9dbcFSAS3+uCHQo+jG33c5gxytq1V83yBMdLctFJ92P z/58cg== Received: from mail-qk1-f200.google.com (mail-qk1-f200.google.com [209.85.222.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cns5fs4uq-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 03 Mar 2026 10:44:22 +0000 (GMT) Received: by mail-qk1-f200.google.com with SMTP id af79cd13be357-8cb4b8e9112so450025085a.2 for ; Tue, 03 Mar 2026 02:44:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772534661; x=1773139461; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=uPsCZgzCQBBFYAYpl3kgUmKQzmJKuP/HRIEP4qbKYw0=; b=UU5RGv5nqP3+MKm7eRDrLYrOn9VQN/oCJKjBUGsixcWyhwaCT9ZU06iTK4xO9DFLpi YpyaB4cqeZ5s7rh5DdV0UrHqcejZKD18cwPpNQ7k7WRcOnhtzPhvJod4AuHLq1OobFCH Tn2HV8AmjoFeqbUu5rEC98HvxmSCjjJdHPdBVbbAl3J1dyL2UPt/FPW1JtKEVRTbyrpH 0EVffGqXWcpSMk+41/45Pw0wbb1oTgJg5/USpGVQGqq9WRqdRKb8tROl0l1R/M3IXcrw ZUsgC3cA3Q8XsoN2s1OKyuiOu+4v6lXjmRfOxEkkmACEKXeMSX0l8FVWmm7MczWuL28W 6P/w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772534661; x=1773139461; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=uPsCZgzCQBBFYAYpl3kgUmKQzmJKuP/HRIEP4qbKYw0=; b=n88uS7EQW9xN43tx7gkEN92rGWjAUvmhtTOAcGVD5z605oMjvYR82m22is2xad9KSc anFrJd/HYPuYIPNb/QTKXcYAYZcCjafZ2ucgJswWCSh+tX301eJDTyhri6sERWKSuaPQ 8WQy5S55WYyZI30Eatk7ssFpy3r9bc9sxBUl1Q4UovtK4NJgH541SiIRg4d6y8M8JlCb z+6/zMJfVDV1+MD2tl2TJSjTNzHaaooWXfKrIDZMdZGGu/FSKO+PBi+SbvpEvIoTvyb6 MK6+vCRgeBTQrxwRzOks+HwO5rkX84heGmtyGW9I9Qx7OHXDB4a/flu/ca0+hMTYaMlV w8uA== X-Forwarded-Encrypted: i=1; AJvYcCURS3TistLT3IbrmFPyJnK2yiJFUJyUsCW7VTEP1HjnxpIEbknk0xHuio6AvWg66XUvEoLLkK5Nhq+dpCQ=@vger.kernel.org X-Gm-Message-State: AOJu0YzArOXlOHQl/yuKmhhJQ25sZYHLdrM0aUlsdSPVENnYKWRIgXFJ QfBWcLK6MkSkfJKWkOX3zpcER1iSJNcLFFQgkEUfg6yb6x1UMykaXbIber71LeMV93ty85kjYPN 84p7GkDLC7s4zE5MLP/rYEbAaazZVFor28z4PlbP0MSjTMjWmGB1IWqHoijKqo5cv4p4= X-Gm-Gg: ATEYQzxFbN+JO2NenLdEew5BnMYurS0kUNM2gjqcI7eUl8vPSuk3hpCyFMoarkt6SB6 IWot8BYybcOyibPWMCLaII7b+Ct2kQKrGiUVt002zzu1DlZelIiIK6WP81LoJM5yOX5TxaWZf5b GlpEAerhsMTSCrWlKe7Trw27e/8unaJT8RSr0IZcAwy3q1h46bcsCzj42ejC8mJ8Bllq2hedekt VUNNo/QbNKLIDo7zLSC3eymGwvSg87a8ijckh54c1gvRu+1/eaafw/aaEDZE1MriNhPlVLqVK12 oM+aTQKRjq/+2tQkYop+NF0+Fsmit4vzBlYGjPiraIEZGucbYolIT3uPwIO3wbE9KyYKLWTaGi7 zteD2EtkviR8H0EikdSvZBFlAzSweIg== X-Received: by 2002:a05:620a:c42:b0:8c6:db05:8eb5 with SMTP id af79cd13be357-8cbc8f4bf91mr1642534585a.67.1772534661348; Tue, 03 Mar 2026 02:44:21 -0800 (PST) X-Received: by 2002:a05:620a:c42:b0:8c6:db05:8eb5 with SMTP id af79cd13be357-8cbc8f4bf91mr1642532985a.67.1772534660769; Tue, 03 Mar 2026 02:44:20 -0800 (PST) Received: from hackbox.lan ([86.121.162.109]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-483c3b770e7sm365722485e9.9.2026.03.03.02.44.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Mar 2026 02:44:20 -0800 (PST) From: Abel Vesa Date: Tue, 03 Mar 2026 12:44:09 +0200 Subject: [PATCH RFT v3 2/2] arm64: dts: qcom: glymur-crd: Enable eDP display support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260303-dts-qcom-glymur-crd-add-edp-v3-2-4d1ffcb1d9f6@oss.qualcomm.com> References: <20260303-dts-qcom-glymur-crd-add-edp-v3-0-4d1ffcb1d9f6@oss.qualcomm.com> In-Reply-To: <20260303-dts-qcom-glymur-crd-add-edp-v3-0-4d1ffcb1d9f6@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Pankaj Patil , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Abel Vesa X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=2562; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=oYayxBeDC7pF16QmDOEp94AwsI+iWmpc4bm3bvlQ8s0=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBpprt/UN/1noWpGL9NZrOGdxkmq010hsYflAJYa 9fPObCCB/GJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaaa7fwAKCRAbX0TJAJUV VhWeD/99PekqsmT1jZbtklXh8ylS6DB6O66NhOBm+8H2XrplMe+Dxco3w+gXDq6fty2QmvuZ+Sz 6g0sGJtItgpWsnr3Mayx3VrPEvqTrzgKtz9HOYZ6UCdI9Z/A8TZU5Pzkx74bTnr/b28nx4IjGSN hEjx+V60dPfjQ/WMQWbylr9b1tr/9tUP1oc0Ewgkf0z07mj9QIFtc89E52OKl4ZWe6eGg1ylMB/ pAoe7p4VouyCeVL32F9sLzKdEybpWsiablOdtkcgKfxFh6HsHD/4l4RKd+NcwDiMeGZTQdOtfII StR5rJt0AZhyqWxHXXZlwK+HDrifW/su/TKGeUb5BL2Ith02aiV535i4BUr21CYrwi5rzRnd88t irJINvt0pJ/WANP5/SFnhg0mzk28zXdlOYelA8rZm64vTmSCz4ykYhTEjHeojGXzXmSKzULlmcA 009Ew2UZCXjegB3XDGmkwsH4dwvok22KOeFPDKt/AYi3v57dtsZ+J4M2azsQglISrhf19e02axC 7mhXY3pI9+GXm2fsKsN9mKcUUGjPy3r39XG6wi0v6NpiDyc3VOl4+CBY7Iwgf66HW2cbKUtVP6O RdFuupz/LSfGwmKyh7VRpknOOc770ZRixn3zqz3WYbIcrKWSfxx+JV4vnIiqGs/6qzTYEOlqZTU Ri+vGuGiWQVBrOQ== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Authority-Analysis: v=2.4 cv=Pv2ergM3 c=1 sm=1 tr=0 ts=69a6bb86 cx=c_pps a=hnmNkyzTK/kJ09Xio7VxxA==:117 a=oauzzCmhM186DRC0Y2yWPg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=68_4jy3stEaJOreQ4WQA:9 a=QEXdDO2ut3YA:10 a=PEH46H7Ffwr30OY-TuGO:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: qb0Balwuh-oGO8hNlE3-erdjRQMWb_-j X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzAzMDA4MSBTYWx0ZWRfXyFuPq5UG0rfq NZjB2W96AtiSD0CLBcCpAkx0TCg4h+FU8nk3JMx67e0RDAUvo1INur+jqT7PCIhLVfWI63fslbF OFlkIgEZM0Ebbdc6XtHSub4L1TXyIiBuC0GuHOpo1YTccNR1qNNANmaDHdhX7YlXI7y/ohyQi59 llttX3F4nhOPVksV/7oHEdKPAlCIJLC1AyjeBFsfotffrs0hHgEA0NcoRgYzP9kXbktHCCpGgqc sScc3UxMIsIh6pZ4/C52V/sNN5WHRpFMdH+XvE2szYvAVTiYwl6DFf4v0DzeW6Ef5J27V4CiLVb gyh0S0iahE6+IBVDSRTERViOxSuXAYpkDKR5fYbIIKf6zMyysSyVFz7X3jQMj+5Az5B37+v+uZE S8YkzHY7yK3CF1pV9Spouwxdu/xvnfZXYDz4YsJiL9r4+oOA0UmE9IOXQT/gOT/yyslcYGTxqVv G6D0W/A3HcfVsG3XVhw== X-Proofpoint-GUID: qb0Balwuh-oGO8hNlE3-erdjRQMWb_-j X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-02_05,2026-03-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 lowpriorityscore=0 impostorscore=0 malwarescore=0 spamscore=0 suspectscore=0 adultscore=0 priorityscore=1501 phishscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603030081 From: Abel Vesa Enable the MDSS (Mobile Display SubSystem) along with the 3rd DisplayPort controller and its PHY in order to bring support for the panel on Glymur CRD platform. Also describe the voltage regulator needed by the eDP panel. Signed-off-by: Abel Vesa Signed-off-by: Abel Vesa Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/glymur-crd.dts | 71 +++++++++++++++++++++++++++++= ++++ 1 file changed, 71 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/glymur-crd.dts b/arch/arm64/boot/dts/= qcom/glymur-crd.dts index 795ab0df3b40..27a957c193c0 100644 --- a/arch/arm64/boot/dts/qcom/glymur-crd.dts +++ b/arch/arm64/boot/dts/qcom/glymur-crd.dts @@ -150,6 +150,22 @@ pmic_glink_ss_in2: endpoint { }; }; =20 + vreg_edp_3p3: regulator-edp-3p3 { + compatible =3D "regulator-fixed"; + + regulator-name =3D "VREG_EDP_3P3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + + gpio =3D <&tlmm 70 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&edp_reg_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + }; + vreg_nvme: regulator-nvme { compatible =3D "regulator-fixed"; =20 @@ -487,6 +503,47 @@ ptn3222_2: redriver@47 { }; }; =20 +&mdss { + status =3D "okay"; +}; + +&mdss_dp3 { + /delete-property/ #sound-dai-cells; + + status =3D "okay"; + + aux-bus { + panel { + compatible =3D "samsung,atna60cl08", "samsung,atna33xc20"; + enable-gpios =3D <&tlmm 18 GPIO_ACTIVE_HIGH>; + power-supply =3D <&vreg_edp_3p3>; + + pinctrl-0 =3D <&edp_bl_en>; + pinctrl-names =3D "default"; + + port { + edp_panel_in: endpoint { + remote-endpoint =3D <&mdss_dp3_out>; + }; + }; + }; + }; +}; + +&mdss_dp3_out { + data-lanes =3D <0 1 2 3>; + link-frequencies =3D /bits/ 64 <1620000000 2700000000 5400000000 81000000= 00>; + + remote-endpoint =3D <&edp_panel_in>; +}; + +&mdss_dp3_phy { + vdda-phy-supply =3D <&vreg_l2f_e1_0p83>; + vdda-pll-supply =3D <&vreg_l4f_e1_1p08>; + + status =3D "okay"; +}; + &pcie3b { vddpe-3v3-supply =3D <&vreg_nvmesec>; =20 @@ -625,6 +682,20 @@ &tlmm { <10 2>, /* OOB UART */ <44 4>; /* Security SPI (TPM) */ =20 + edp_bl_en: edp-bl-en-state { + pins =3D "gpio18"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; + + edp_reg_en: edp-reg-en-state { + pins =3D "gpio70"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; + pcie4_default: pcie4-default-state { clkreq-n-pins { pins =3D "gpio147"; --=20 2.48.1