From nobody Thu Apr 9 17:59:32 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 23029423A76 for ; Tue, 3 Mar 2026 13:08:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772543310; cv=none; b=BvRhd4SZNRHJoHU7egd+zyYGLAXza6ioqG6vBO8TDBJuyu1A7Y3rsOJhxD4pn5n7v4dbfq2l8QO/zSDtN1Q5YXBbjnNCgOUW32eBX5BU5ejmOx6YvtY2OneGPv0xJrbYTroxD9ArwJaWrwRb3qEmzw2mFqohrw9BPfMCx/eBiRc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772543310; c=relaxed/simple; bh=LDFFiqzDW+f+iMho9NrXdtSG0YUfqf560O46iFi4qXs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PYDsTr+tfNPHtCQOZPjVFeH5/qxk9kq4K5+EdsUF6nO9dqjWtyKewSMMLS/OZJLFRbj7WOF07RKUiWLyPK181M+NYkjTf1K4Pa47yZNQe3z2ux+XA/F+4OBZexA7vl8c+uNMoGKO6J17YoA1otXGZVZzih24UT5gocnQ3ey76FI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=pataYZPZ; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=FkGICZdx; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="pataYZPZ"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="FkGICZdx" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6239n7Y1582439 for ; Tue, 3 Mar 2026 13:08:28 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= yPL5UqgH72JkiU1VIBZBLeurksx0V2HDyuq8Tc7+pIQ=; b=pataYZPZFSFMNScF gzV9Umj5cF5ZamXn5DlPvIyQqvCbDwnHE+iAIiliMi4aPqAd7d8kjV4PmcNiRwfM V3MKUPT2xTcVb3rb5SrEnc1cVugr+RVjohMlKnXgL8OpDDm5ghWCvG3PWMQZ6+YF UnsqF2VZYhDU5XrspwH6NsfIBdiQgnbraVGFJwnuO/puVIu5qdJQ+C5pZiC/DiSQ 31uhPVuo0d9MeK8crc1nHlE28NAYoJcoWzUVnwzvIQJD17gAHSysuYIZrmVHW92M pYpZ81NBTV3ZGRrr+fQ9g5TbSltYzzfK3XIIdwRhWu82gvkHHwkuax81EZLshxZ6 iJ+AgA== Received: from mail-qv1-f69.google.com (mail-qv1-f69.google.com [209.85.219.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cnh6ub0s3-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 03 Mar 2026 13:08:28 +0000 (GMT) Received: by mail-qv1-f69.google.com with SMTP id 6a1803df08f44-89a09295650so53348556d6.2 for ; Tue, 03 Mar 2026 05:08:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772543307; x=1773148107; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=yPL5UqgH72JkiU1VIBZBLeurksx0V2HDyuq8Tc7+pIQ=; b=FkGICZdx0RODSFfyKcqepdXojNFlxS/2N5Tc3jyVZmEfgOAOKwDYZtvE7UIwXSBK9X /j85ODlA7/d8ButVSIZrzmz9liXgISE9T8wFt6kkz9nR466K9zMqJkWGEug+06USq+Fx 8fJamKtWfN7qmIIVwE1dJKIg3ncj/zUG7Ho0MGeQUGuWAo5AKt/LbdivKDI4qgdQ3/14 1T8N08Q0rWt2WnnxxfepX/suiauYX67FIvP5eEsoQZ2vOA23PwZdoRJ7ycjr37h7ENr1 4tiZ4hZpwzekQ38YKZAB3ue5wVIYkuletmvuhysSdQI0dWfwJjceKSYlQwTML8vrAYKn dHWg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772543307; x=1773148107; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=yPL5UqgH72JkiU1VIBZBLeurksx0V2HDyuq8Tc7+pIQ=; b=YwVOFAfiOw8m0Q4MdMfe7cYU0l+ojVIkJRIpkc/ZI6fM4NG/Ghp0xW+SQmGOLps3+Y CWukjLFVPUw88H5BQD9SFliPvYdHwCCo3fs089WuwqMVOUQu6Mq62yabWaAUSaNf4yzz HoqG4i26E6ETwI2sjBaLNAKP6dYTN9Ku5Ri7cZbh29wCT33DcuCOB0Gyj8p6TivPQ98t 9KYcV8Am/cZlqXoySc2IaCuGJf3HzTQZv6TOYfJWli+EOXWZdUwBOtQg/wcr2xkR0wMs H0qK9vqScpkdBWyHOOwxLnFKeJBNyOLcblBiHuetwpd9TrJbA31ac4K0s96IIxT7JBUs 274g== X-Forwarded-Encrypted: i=1; AJvYcCXZWCsB62u+CfZn4cZVGGTnoWA+1L3ijkDrvgYwYodljIJckCGyvFlpXIMST71k/gKcuciO5Howgzxzo2Q=@vger.kernel.org X-Gm-Message-State: AOJu0YxXW1LipP344sRlrFlqL661eMTbObk1eiu9V68IvyQCuzBu66Lh GoW7BMb+iP/kpSwJZbfcPoeAvoIxNzvl9A8xGIZp++7fdbc2sos6h00L8Yeyg38YTjVmHWTFMVN M9OfIYKshm12dJZQhlw2fD2YF1j5p4aBMuytO2gsmT8Dm+OZnYxcCKPsrCbaJEUxfGJJqPl9dOr k= X-Gm-Gg: ATEYQzxz1l1GPm1zUzgPQEYOcJt8wOghhafv+v3SlLt8aigk2FcJPleP9hUHp9GyUbP hr1ZYyeBnI3ztpmSkoidm1rQvDtdnWaGYk1WAbGkbtiQMkmhm1zwNaOA9fcYW0S+caXsqgbZM+o aj4E3Epg7KFOC3SfImjVKMnOs539Bu0297mTPHe7S0CcuQ2BbK001S2D2OS6dsiygX/G/VZnlHr cXAnTNRn9bFWxfZNXTPEFXJ4mdr0t64KIe77Tul9JIVnYU3QeANfhf/TZ2wbjx6xlVeqr/NMYrk 80ZGMDqkF0rgVGxq3TwivIBeg8D04Y/yvVObBCozz/4x3MrNRv7lHGzk34f//z5W6jkgbyYk3/C 703v8B81qGy0oWCBeHqO5QSv+dUQBDPEEACfZPamgtwEm X-Received: by 2002:a05:620a:bd3:b0:8c6:e20b:e6c6 with SMTP id af79cd13be357-8cbc8ef6dd8mr1958306985a.52.1772543306482; Tue, 03 Mar 2026 05:08:26 -0800 (PST) X-Received: by 2002:a05:620a:bd3:b0:8c6:e20b:e6c6 with SMTP id af79cd13be357-8cbc8ef6dd8mr1958299785a.52.1772543305828; Tue, 03 Mar 2026 05:08:25 -0800 (PST) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-485126563ddsm26253495e9.3.2026.03.03.05.08.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Mar 2026 05:08:25 -0800 (PST) From: Krzysztof Kozlowski Date: Tue, 03 Mar 2026 14:07:55 +0100 Subject: [PATCH 5/8] dt-bindings: display/msm: qcom,eliza-mdss: Add Eliza SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260303-drm-display-eliza-v1-5-814121dbb2bf@oss.qualcomm.com> References: <20260303-drm-display-eliza-v1-0-814121dbb2bf@oss.qualcomm.com> In-Reply-To: <20260303-drm-display-eliza-v1-0-814121dbb2bf@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Jonathan Marek , Krishna Manikandan , Neil Armstrong , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=16848; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=LDFFiqzDW+f+iMho9NrXdtSG0YUfqf560O46iFi4qXs=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBppt0vYBDxBelmtU4J1HVOQNEEVD4ddDw1H9usm lwo/I7u6B6JAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaabdLwAKCRDBN2bmhouD 15e/D/4tvzx59CAJsPAdEX8Zei+LVRjFhPTQl69l7EIDWsS21kunuUkEF44q3jebHGN/e4PT38I XjZ2Ykl8AHZR0bQ//LmpY6/HMGG+HhibrXKdJ7xzTGxho9fyFBj807ibzPkGxQiszO/iJAg0n8K CYqI4qk+ZuUlykfwboGH/DLmkLNTPhL8IqvssVZNX6EFJe8AqsZWQvYyGyHliu4I9m2ITrlbWtF r0ftOScvVBJ9PuyHMYDMu8YO06aQxVehCakvCR9JwUFdh3/DTcqjIoBgpAPYgdJ77oV6dJhveGU 6wmAh0EX4X2pMS15URl56t7vgK0QFpLvKQ6sCxv65hpqrPIxeEJGLE8IfkBZcsQbp4pgqaOAbuV bOQfG9NnTNLwpJHkJMFIg5fJrLBZlOSRyuF4Xl/YQm6WYwEIvm9pb3yFIU5muuZD5IPCCqzE3Nt JqBWEw7me/V13+xlUbehInmtjhiaWmb99aBSaO+e+yWqldb4DXxSzyrHWf1zmutkIg17XvUgpU+ Z8x/027iq3ueZhlXu/9dVVIhPnPvY+w9P7bJ70s/MUr6zvpici0cTtTAxqpAb6ldzAgyqzy3hdr t9rv0pXWmIbzbNtLepDeCOBgmp4TmPnwbrKgLV+q9IXcpKb6BR3rOUFIS3JtjhKXU9cXpll049I MYaOjAu6m6q7tIQ== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzAzMDEwMyBTYWx0ZWRfXwTGEHN7vVQL2 dIgBA5XCYv9aNDDzGepqcehtxi/5X5hwrRjVIguz9Ar9lUXB0Oz7NSU7Bc/36KWnhjNzHxI7Wn7 Fdz5HLKzK0ab329VwGsx+Zl11/THuUKR+5PMx8+YqnxATaTpzN8NU7vrLRoC64fh7SodjxWfhHa YStm5IKJwilZmwZwa+zG2oql9tzAm4vFw0BMFE8zgP7ezjYWyNvgXHC2GhaD7y1AlKuiqNNDdgS PBu6wzQcLsNhbSxtrVA3n+vdyGD+uUymXjvwhsRQf5AOEEzl7bEnuj69AF5uz5bKRWy3kHUoG43 s/LAF+m+oYgNhae4U2gj1CP+jkvNBFkXD3bHFYQURlLuM7v4w6mqE64QpI+4BGZ3TcLPNyzSmYC SgS/8U05/VDYxN1menaaAqPccSoLdYnHq4TQKAg4EMdtAkQsweEd8Oa8D/iIh5Qxmu72O4L6kfZ mWjOXCRJUJYc05pALXA== X-Authority-Analysis: v=2.4 cv=MuhfKmae c=1 sm=1 tr=0 ts=69a6dd4c cx=c_pps a=wEM5vcRIz55oU/E2lInRtA==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=wHLdSD0nsKlegPJtv6gA:9 a=QEXdDO2ut3YA:10 a=OIgjcC2v60KrkQgK7BGD:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-ORIG-GUID: 5ncaZl5Led55YY6zbvxOSG9_UItLQodH X-Proofpoint-GUID: 5ncaZl5Led55YY6zbvxOSG9_UItLQodH X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-02_05,2026-03-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 phishscore=0 bulkscore=0 lowpriorityscore=0 adultscore=0 impostorscore=0 suspectscore=0 malwarescore=0 clxscore=1015 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603030103 Add MDSS/MDP display subsystem for Qualcomm Eliza SoC, being overall a minor revision change against SM8750, but coming with few different components, like different DSI PHY and added HDMI. The binding does not include HDMI description yet. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Dmitry Baryshkov --- .../bindings/display/msm/qcom,eliza-mdss.yaml | 496 +++++++++++++++++= ++++ 1 file changed, 496 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/qcom,eliza-mdss.= yaml b/Documentation/devicetree/bindings/display/msm/qcom,eliza-mdss.yaml new file mode 100644 index 000000000000..9064b8d3993a --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/qcom,eliza-mdss.yaml @@ -0,0 +1,496 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/msm/qcom,eliza-mdss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Eliza SoC Display MDSS + +maintainers: + - Krzysztof Kozlowski + +description: + Eliza SoC Mobile Display Subsystem (MDSS) encapsulates sub-blocks like D= PU + display controller, DSI and DP interfaces etc. + +$ref: /schemas/display/msm/mdss-common.yaml# + +properties: + compatible: + const: qcom,eliza-mdss + + clocks: + items: + - description: Display AHB + - description: Display hf AXI + - description: Display core + + iommus: + maxItems: 1 + + interconnects: + items: + - description: Interconnect path from mdp0 port to the data bus + - description: Interconnect path from CPU to the reg bus + + interconnect-names: + items: + - const: mdp0-mem + - const: cpu-cfg + +patternProperties: + "^display-controller@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dpu + + "^displayport-controller@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dp + + "^dsi@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dsi-ctrl + + "^phy@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + contains: + const: qcom,eliza-dsi-phy-4nm + +required: + - compatible + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + #include + #include + #include + #include + + display-subsystem@ae00000 { + compatible =3D "qcom,eliza-mdss"; + reg =3D <0x0ae00000 0x1000>; + reg-names =3D "mdss"; + ranges; + + interrupts =3D ; + + clocks =3D <&disp_cc_mdss_ahb_clk>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&disp_cc_mdss_mdp_clk>; + + resets =3D <&disp_cc_mdss_core_bcr>; + + interconnects =3D <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ON= LY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE= _ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + power-domains =3D <&mdss_gdsc>; + + iommus =3D <&apps_smmu 0x800 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,eliza-dpu"; + reg =3D <0x0ae01000 0x93000>, + <0x0aeb0000 0x2008>; + reg-names =3D "mdp", + "vbif"; + + interrupts-extended =3D <&mdss 0>; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&disp_cc_mdss_ahb_clk>, + <&disp_cc_mdss_mdp_lut_clk>, + <&disp_cc_mdss_mdp_clk>, + <&disp_cc_mdss_vsync_clk>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&disp_cc_mdss_vsync_clk>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf1_out: endpoint { + remote-endpoint =3D <&mdss_dsi0_in>; + }; + }; + + port@1 { + reg =3D <1>; + + dpu_intf2_out: endpoint { + remote-endpoint =3D <&mdss_dsi1_in>; + }; + }; + + port@2 { + reg =3D <2>; + + dpu_intf0_out: endpoint { + remote-endpoint =3D <&mdss_dp0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-150000000 { + opp-hz =3D /bits/ 64 <150000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-207000000 { + opp-hz =3D /bits/ 64 <207000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-342000000 { + opp-hz =3D /bits/ 64 <342000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-417000000 { + opp-hz =3D /bits/ 64 <417000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-532000000 { + opp-hz =3D /bits/ 64 <532000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-600000000 { + opp-hz =3D /bits/ 64 <600000000>; + required-opps =3D <&rpmhpd_opp_nom_l1>; + }; + + opp-660000000 { + opp-hz =3D /bits/ 64 <660000000>; + required-opps =3D <&rpmhpd_opp_turbo>; + }; + }; + }; + + dsi@ae94000 { + compatible =3D "qcom,eliza-dsi-ctrl", "qcom,sm8750-dsi-ctrl", = "qcom,mdss-dsi-ctrl"; + reg =3D <0x0ae94000 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 4>; + + clocks =3D <&disp_cc_mdss_byte0_clk>, + <&disp_cc_mdss_byte0_intf_clk>, + <&disp_cc_mdss_pclk0_clk>, + <&disp_cc_mdss_esc0_clk>, + <&disp_cc_mdss_ahb_clk>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&disp_cc_esync0_clk>, + <&disp_cc_osc_clk>, + <&disp_cc_mdss_byte0_clk_src>, + <&disp_cc_mdss_pclk0_clk_src>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dsi0_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi0_in: endpoint { + remote-endpoint =3D <&dpu_intf1_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi0_out: endpoint { + remote-endpoint =3D <&panel0_in>; + data-lanes =3D <0 1 2 3>; + }; + }; + }; + + mdss_dsi_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-140630000 { + opp-hz =3D /bits/ 64 <140630000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-187500000 { + opp-hz =3D /bits/ 64 <187500000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-358000000 { + opp-hz =3D /bits/ 64 <358000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + }; + }; + + mdss_dsi0_phy: phy@ae95000 { + compatible =3D "qcom,eliza-dsi-phy-4nm", "qcom,sm8650-dsi-phy-= 4nm"; + reg =3D <0x0ae95000 0x200>, + <0x0ae95200 0x280>, + <0x0ae95500 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&disp_cc_mdss_ahb_clk>, + <&bi_tcxo_div2>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + vdds-supply =3D <&vreg_l2b>; + }; + + dsi@ae96000 { + compatible =3D "qcom,eliza-dsi-ctrl", "qcom,sm8750-dsi-ctrl", = "qcom,mdss-dsi-ctrl"; + reg =3D <0x0ae96000 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 5>; + + clocks =3D <&disp_cc_mdss_byte1_clk>, + <&disp_cc_mdss_byte1_intf_clk>, + <&disp_cc_mdss_pclk1_clk>, + <&disp_cc_mdss_esc1_clk>, + <&disp_cc_mdss_ahb_clk>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&disp_cc_esync1_clk>, + <&disp_cc_osc_clk>, + <&disp_cc_mdss_byte1_clk_src>, + <&disp_cc_mdss_pclk1_clk_src>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dsi1_phy>; + phy-names =3D "dsi"; + + vdda-supply =3D <&vreg_l4b>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi1_in: endpoint { + remote-endpoint =3D <&dpu_intf2_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi1_out: endpoint { + remote-endpoint =3D <&panel1_in>; + data-lanes =3D <0 1 2 3>; + }; + }; + }; + }; + + mdss_dsi1_phy: phy@ae97000 { + compatible =3D "qcom,eliza-dsi-phy-4nm", "qcom,sm8650-dsi-phy-= 4nm"; + reg =3D <0x0ae97000 0x200>, + <0x0ae97200 0x280>, + <0x0ae97500 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&disp_cc_mdss_ahb_clk>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + vdds-supply =3D <&vreg_l2b>; + }; + + displayport-controller@af54000 { + compatible =3D "qcom,eliza-dp", "qcom,sm8650-dp"; + reg =3D <0xaf54000 0x104>, + <0xaf54200 0xc0>, + <0xaf55000 0x770>, + <0xaf56000 0x9c>, + <0xaf57000 0x9c>; + + interrupts-extended =3D <&mdss 12>; + + clocks =3D <&disp_cc_mdss_ahb_clk>, + <&disp_cc_mdss_dptx0_aux_clk>, + <&disp_cc_mdss_dptx0_link_clk>, + <&disp_cc_mdss_dptx0_link_intf_clk>, + <&disp_cc_mdss_dptx0_pixel0_clk>, + <&disp_cc_mdss_dptx0_pixel1_clk>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&disp_cc_mdss_dptx0_link_clk_src>, + <&disp_cc_mdss_dptx0_pixel0_clk_src>, + <&disp_cc_mdss_dptx0_pixel1_clk_src>; + assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_LINK= _CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DI= V_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DI= V_CLK>; + + operating-points-v2 =3D <&dp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + dp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-192000000 { + opp-hz =3D /bits/ 64 <192000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&dpu_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&usb_dp_qmpphy_dp_in>; + link-frequencies =3D /bits/ 64 <1620000000 2700000= 000 5400000000 8100000000>; + }; + }; + }; + }; + }; --=20 2.51.0