From nobody Thu Apr 9 13:32:56 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A830A35AC09 for ; Mon, 2 Mar 2026 10:53:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772448835; cv=none; b=ZX3JVi7x4AzaBLM/cdrUVrt8D/m1un+MdSSonwGmlq8poPuDJDOKLbzsiSDsjaky0tF6DlckYg5MmmaHoqqU0JkcSI/8BHJquC7rX6q6SFN3WegBmtKZZFAWabEnvgEJHkAwn+pJ0o4eUZgOyFKlG/Uke5T8EYySN7/lYoTjnlE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772448835; c=relaxed/simple; bh=j5Ix9t2krSPr+pvE6bRRwSqx5ClVg6lCGBuwRlKrK0E=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=S5YcJX8L/8rO5teAxP5zNdbdy9xO/b8KiiFqmZwI9WzB0BDhdthQI9nvFRL52EfDUM3NNN7nmaKYruCieIT8LQP3Yhg2A3IT03HmkJWzz8peXz4jUlbnbGpj/wTjjSjmHUSolPiGF4XiZ2AfLYz3LY7B61EapbSP1PLMhSbC3Zs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=oyiKYXFG; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Bo9PVM2q; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="oyiKYXFG"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Bo9PVM2q" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 62294k1P1291356 for ; Mon, 2 Mar 2026 10:53:52 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= wDRzvs4lKe6lzoVo9obMRd5reHDn3pymfPmnNclniRY=; b=oyiKYXFGp00kEBqq vm78bXpkKjm5RVM9ydbgdXOB+RC0I31QGP3afH0zKSXELSWQDMiPVDS9ntUuhkrp V2kZvo6S3L10betv6DqXINuMwO1nxDaY/ncFvA7tXPBINg0Rcx1Xh7DB/Rd6lATG WBGNv3+7pdwkKQioDePx8ZK7AIRB6H5ZQks8po6QrG/vgivr38mA9jP2EnEUW0Ln +W7wk0o9/dxgIR2KN0oc0nNvNlbgRlPgUcKo/xntl1bDRipci/mhrREdtljJPhH3 1uGibIxGXDqZHasnD6vpgmpwE98MunE5LnJWxJlBxT/iRgKAxTRYx3tBs7HROgIu XVawBQ== Received: from mail-qk1-f199.google.com (mail-qk1-f199.google.com [209.85.222.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cn7ku0ct5-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 02 Mar 2026 10:53:52 +0000 (GMT) Received: by mail-qk1-f199.google.com with SMTP id af79cd13be357-8cb0595def4so4208972685a.0 for ; Mon, 02 Mar 2026 02:53:52 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772448832; x=1773053632; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=wDRzvs4lKe6lzoVo9obMRd5reHDn3pymfPmnNclniRY=; b=Bo9PVM2qp2DjzLO/FgAj72qdFfR4nLNx/8qCpiBgUr57TdOOmclP5TLy3I6o1FBsJ7 jfagaT0pnxSDFYSmUXKS86MzhERuvjIIbKdk21RvVCN+UhR/OE1lP8epfF31H/NVSioF tgB6o1VyjjlRt3s7TF8AbQdzDN6fJHowz8PSh1QMJskmSSMghCU0o9BTxZ2+kRNXlrng VQQbwquyvKio679Li5mlEKN4kT2nthckc8keDuWGdVH1fKOofFt/2V3XwgcMF68lxJlQ K4UycKlR8M1yQJmoEgwphGFU5zYUCV61J+BOuzf+14C9Ix6ybQxVJacIU8hxm9J4JcJk +vYQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772448832; x=1773053632; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=wDRzvs4lKe6lzoVo9obMRd5reHDn3pymfPmnNclniRY=; b=k4jM9z7vqE6aJYcZd6oMWfO7Uxlh2YkIDBJT1I+RrGzQYvG0xzw+z4+N7O5eILPGaO FUteLYWtY4EfM0OhVtSpsoiTYvu5jnbzcYZdDryTZYh+Cfi8254mT6CxhaN8PFFsW2Hy 7ZSliHuFTMZV3ZeyuMqf5ZUxrZJJYF3lvzZti1M9zxujNk6XqEsEtehF/Pgk4XJlqIXs 5LykvZHp3NWnaJhykyLrb+ia64pBIAVrYXct6aauFLRGDJJEPlFYgUzvOLzbDCJOUeBt qiNc4PpstzD4D8dqfRAMiBUwbFWaTaUmRAJMlYcKaOvstm+ObD3y18+N1AXsb+CRAJ4B Oapg== X-Forwarded-Encrypted: i=1; AJvYcCXUMLpW3ZbRMEKt+EKL4tdl2v6QQ545g3XnPHJD3I64ZHeMi6hfy3wf+/Zo7g4o+h/cr7Rp+AkpHAl2bVE=@vger.kernel.org X-Gm-Message-State: AOJu0YyTGiZPvCKjnkwWsn31aLtS+X9FXPZ3s/1ZnwgWLYqeCJppQOSk IkYhUQ5IZ/uiAATOnw+Ae1G/nZXvdn+PgX8m2NVLq1CkOwXuICBUvl2vYn709OY9fFfH0VRoHJZ 5UiDb1WbsiZDtrxSCArBsZbTpjAvHdGp/RId+W9g6LhKz8S52kF6RY2qggUOFF+WMniA= X-Gm-Gg: ATEYQzySXKHr7qVANewg0E1Kz4ohKJlBBZmvPt7DusY4JKVK496UYDvJVfJCN3yAC7U SMffqjICllnxtbAtAgOUlL7YL1H7f2/8gvH+cKSRY01F14zLJRWa6RYWpS3bmdamCBur4pa1Yge U/BJ1FLdCeU02zDHfvnpMYcIgOc7BDQ2Uzesy/0lQ04EzHDaGSFLV2lMuMBQ2f09A6yr3vVihT0 NP+SE+Be6SHRE/Xuh3N38NlcNVuc917x06gDgv+WtDWDbquerm+O/+V84aHIfCu2ZDZE4/SgV7g hC6s7ItIaN4utHhbEFWVoq9nC/PlY+34TDGF2aZ6a/9IcRl15eJABCV59lA+xoUvc3k20L8ASJ6 0Mp6/1GKEECGIuXQ/Rb1DLWKCNeN7mg== X-Received: by 2002:a05:620a:29c6:b0:8c9:eee0:db94 with SMTP id af79cd13be357-8cbbf3edc70mr1828242485a.31.1772448831826; Mon, 02 Mar 2026 02:53:51 -0800 (PST) X-Received: by 2002:a05:620a:29c6:b0:8c9:eee0:db94 with SMTP id af79cd13be357-8cbbf3edc70mr1828238985a.31.1772448831236; Mon, 02 Mar 2026 02:53:51 -0800 (PST) Received: from hackbox.lan ([86.121.162.109]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-439b59723fesm8399509f8f.38.2026.03.02.02.53.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 Mar 2026 02:53:50 -0800 (PST) From: Abel Vesa Date: Mon, 02 Mar 2026 12:53:34 +0200 Subject: [PATCH v6 6/6] clk: qcom: Add TCSR clock driver for Eliza Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260302-eliza-clocks-v6-6-6f42d8a9d25c@oss.qualcomm.com> References: <20260302-eliza-clocks-v6-0-6f42d8a9d25c@oss.qualcomm.com> In-Reply-To: <20260302-eliza-clocks-v6-0-6f42d8a9d25c@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Luca Weiss , Taniya Das , Taniya Das Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Dmitry Baryshkov , Konrad Dybcio X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=6765; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=j5Ix9t2krSPr+pvE6bRRwSqx5ClVg6lCGBuwRlKrK0E=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBppWwxt47Gb9KQEcayshhupE6EpQEp9qFjZYUB1 LYkFHu+tH6JAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaaVsMQAKCRAbX0TJAJUV Vo/oD/9RwcWCJiMSCWNyMEb1U7YtZSRzEIEaBDYMrMio3vupGZw/O9yoRq0sIozDLMip6lcxzJt ISRHznVIOZdNcIKnWWrvmZfIOZQBK8LqRfjuVN5IY8m88MqhIqpkLuMOeGhuowPJdN4zbR7lVPC pK+QXNXyjGAbM+fKGJ1VtV8Ww/3zsGySsuR6fUYig1vTDm+gePamifhEaQdjW5cjtry/APLxAX3 /HW1qw0Vgr/DvlH+QIXX+w7gnYMTJjuEotvcU4L3FWVdfG/nyGRQfnV3vXwsuvmySdvLD+ZDs3p EE4tXtHlEHAMZc40EJvE81wXmwIZ2JT663tENOcupBLFDz05iVAV1/UX1QEkRKDBw7tA3vuQDw1 iX5o9JJ6walvaSBy0cERreub5UO1xqADGfDZjfCZlYB1+LFImRLY9HWp3OYVTIwJTB+PYxIaPYl dDL0ul4v0/4B9cxWfIBP8O4He1N8/6z62hk1D8/AVnac9QzIgKT+XSYE/5AjiIkNSCPcNr9MaiH kBE/vJyt/CvmyUWxRUKq58ByEowQwZPHV4CaZ3uHyxwOIPtoW2GkX4A1921WxV7El4BPFc1XxOG D3EJYdee9Mcagr1JhwL92shkTF1EJs/M1+s1iyP0kJ/rl0TyRVMPDdqU2VfleH6NSjPam5pa9sG C6KjSNH2aRZ6r8A== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Authority-Analysis: v=2.4 cv=V4NwEOni c=1 sm=1 tr=0 ts=69a56c40 cx=c_pps a=HLyN3IcIa5EE8TELMZ618Q==:117 a=oauzzCmhM186DRC0Y2yWPg==:17 a=IkcTkHD0fZMA:10 a=Yq5XynenixoA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=xMpycIIAKlYumkEOWPcA:9 a=QEXdDO2ut3YA:10 a=bTQJ7kPSJx9SKPbeHEYW:22 X-Proofpoint-GUID: aTYGvPtBk9shP3wV7izYqY6sE-a9qFTx X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMzAyMDA4OCBTYWx0ZWRfXyM4Ux5zcSd7M J4Qxl0JrGPN1KQdu/BsINbYXfbu88q9KGtiuuiolzCg8V0ohe97IrfM2qUunVR0j6qXUyS+8046 c68pqmaFIToxcRlg3NH2uBbqbtnoKhWvOEly8SxJGko6AKEXwi6b7jut+ar1+N98EKTtLBV2UXb OBCiWfLQws0RmFDeV3ysaL1Ou66Wbu31Zi+KRLVRsn2CvHFHbSWwSzgbPwEyvcv0kbQ8XA9H9dr M2XyJ23Q/Yh76XUtFI8eAZfEYnO+g9NOeDZnPpG58XQdf/sRJZY+ZY3pkgIwN9/Y72qT5SIMTpM r8nt7szQLahB6DoZEHedHNQHLd2HfyCwXTTr8+JYfYzUFH/5fh9wJka5mwCU6I+By9/8uK+420e YfrYA8t0atdGfUg+wumywN/ANCvfRS3Iqkrb333fLWtY4zUr9ZKYK6n9pdwK0BeoaUEm8co7V4A yeKQJR51ee2jl99b5Vw== X-Proofpoint-ORIG-GUID: aTYGvPtBk9shP3wV7izYqY6sE-a9qFTx X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-03-02_03,2026-02-27_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 suspectscore=0 malwarescore=0 phishscore=0 lowpriorityscore=0 priorityscore=1501 adultscore=0 bulkscore=0 spamscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2603020088 Add the TCSR clock controller that provides the refclks on Eliza platform for PCIe, USB and UFS subsystems. Co-developed-by: Taniya Das Signed-off-by: Taniya Das Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio Signed-off-by: Abel Vesa --- drivers/clk/qcom/Kconfig | 8 ++ drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/tcsrcc-eliza.c | 180 ++++++++++++++++++++++++++++++++++++= ++++ 3 files changed, 189 insertions(+) diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index edac919d3aa2..dce21e33e366 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -28,6 +28,14 @@ config CLK_ELIZA_GCC Say Y if you want to use peripheral devices such as UART, SPI, I2C, USB, UFS, SDCC, etc. =20 +config CLK_ELIZA_TCSRCC + tristate "Eliza TCSR Clock Controller" + depends on ARM64 || COMPILE_TEST + select QCOM_GDSC + help + Support for the TCSR clock controller on Eliza devices. + Say Y if you want to use peripheral devices such as USB/PCIe/UFS. + config CLK_GLYMUR_DISPCC tristate "GLYMUR Display Clock Controller" depends on ARM64 || COMPILE_TEST diff --git a/drivers/clk/qcom/Makefile b/drivers/clk/qcom/Makefile index 98891d19b3ac..2ac9eb14e1ab 100644 --- a/drivers/clk/qcom/Makefile +++ b/drivers/clk/qcom/Makefile @@ -21,6 +21,7 @@ clk-qcom-$(CONFIG_QCOM_GDSC) +=3D gdsc.o obj-$(CONFIG_APQ_GCC_8084) +=3D gcc-apq8084.o obj-$(CONFIG_APQ_MMCC_8084) +=3D mmcc-apq8084.o obj-$(CONFIG_CLK_ELIZA_GCC) +=3D gcc-eliza.o +obj-$(CONFIG_CLK_ELIZA_TCSRCC) +=3D tcsrcc-eliza.o obj-$(CONFIG_CLK_GFM_LPASS_SM8250) +=3D lpass-gfm-sm8250.o obj-$(CONFIG_CLK_GLYMUR_DISPCC) +=3D dispcc-glymur.o obj-$(CONFIG_CLK_GLYMUR_GCC) +=3D gcc-glymur.o diff --git a/drivers/clk/qcom/tcsrcc-eliza.c b/drivers/clk/qcom/tcsrcc-eliz= a.c new file mode 100644 index 000000000000..ef9b6393f57e --- /dev/null +++ b/drivers/clk/qcom/tcsrcc-eliza.c @@ -0,0 +1,180 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include +#include +#include +#include + +#include + +#include "clk-branch.h" +#include "clk-regmap.h" +#include "common.h" + +enum { + DT_BI_TCXO_PAD, +}; + +static struct clk_branch tcsr_hdmi_clkref_en =3D { + .halt_reg =3D 0x14, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x14, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_hdmi_clkref_en", + .parent_data =3D &(const struct clk_parent_data){ + .index =3D DT_BI_TCXO_PAD, + }, + .num_parents =3D 1, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_pcie_0_clkref_en =3D { + .halt_reg =3D 0x0, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x0, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_pcie_0_clkref_en", + .parent_data =3D &(const struct clk_parent_data){ + .index =3D DT_BI_TCXO_PAD, + }, + .num_parents =3D 1, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_pcie_1_clkref_en =3D { + .halt_reg =3D 0x1c, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x1c, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_pcie_1_clkref_en", + .parent_data =3D &(const struct clk_parent_data){ + .index =3D DT_BI_TCXO_PAD, + }, + .num_parents =3D 1, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_ufs_clkref_en =3D { + .halt_reg =3D 0x8, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x8, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_ufs_clkref_en", + .parent_data =3D &(const struct clk_parent_data){ + .index =3D DT_BI_TCXO_PAD, + }, + .num_parents =3D 1, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_usb2_clkref_en =3D { + .halt_reg =3D 0x4, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x4, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_usb2_clkref_en", + .parent_data =3D &(const struct clk_parent_data){ + .index =3D DT_BI_TCXO_PAD, + }, + .num_parents =3D 1, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_usb3_clkref_en =3D { + .halt_reg =3D 0x10, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x10, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_usb3_clkref_en", + .parent_data =3D &(const struct clk_parent_data){ + .index =3D DT_BI_TCXO_PAD, + }, + .num_parents =3D 1, + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_regmap *tcsr_cc_eliza_clocks[] =3D { + [TCSR_HDMI_CLKREF_EN] =3D &tcsr_hdmi_clkref_en.clkr, + [TCSR_PCIE_0_CLKREF_EN] =3D &tcsr_pcie_0_clkref_en.clkr, + [TCSR_PCIE_1_CLKREF_EN] =3D &tcsr_pcie_1_clkref_en.clkr, + [TCSR_UFS_CLKREF_EN] =3D &tcsr_ufs_clkref_en.clkr, + [TCSR_USB2_CLKREF_EN] =3D &tcsr_usb2_clkref_en.clkr, + [TCSR_USB3_CLKREF_EN] =3D &tcsr_usb3_clkref_en.clkr, +}; + +static const struct regmap_config tcsr_cc_eliza_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x1c, + .fast_io =3D true, +}; + +static const struct qcom_cc_desc tcsr_cc_eliza_desc =3D { + .config =3D &tcsr_cc_eliza_regmap_config, + .clks =3D tcsr_cc_eliza_clocks, + .num_clks =3D ARRAY_SIZE(tcsr_cc_eliza_clocks), +}; + +static const struct of_device_id tcsr_cc_eliza_match_table[] =3D { + { .compatible =3D "qcom,eliza-tcsr" }, + { } +}; +MODULE_DEVICE_TABLE(of, tcsr_cc_eliza_match_table); + +static int tcsr_cc_eliza_probe(struct platform_device *pdev) +{ + return qcom_cc_probe(pdev, &tcsr_cc_eliza_desc); +} + +static struct platform_driver tcsr_cc_eliza_driver =3D { + .probe =3D tcsr_cc_eliza_probe, + .driver =3D { + .name =3D "tcsr_cc-eliza", + .of_match_table =3D tcsr_cc_eliza_match_table, + }, +}; + +static int __init tcsr_cc_eliza_init(void) +{ + return platform_driver_register(&tcsr_cc_eliza_driver); +} +subsys_initcall(tcsr_cc_eliza_init); + +static void __exit tcsr_cc_eliza_exit(void) +{ + platform_driver_unregister(&tcsr_cc_eliza_driver); +} +module_exit(tcsr_cc_eliza_exit); + +MODULE_DESCRIPTION("QTI TCSR_CC Eliza Driver"); +MODULE_LICENSE("GPL"); --=20 2.48.1