From nobody Tue Apr 7 20:20:15 2026 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 418E243C052 for ; Fri, 27 Feb 2026 14:03:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772201011; cv=none; b=KFWlkvqS5t8ZSBwSjUejel86s4IkDE4KGTUvJQaIJJU26NcYkzakFsHUoqTzrVnQybKl4Pel2CTkKB4BX9fmDE2kmjeg7T6lPbMq4vSfRaMYJktiv9JyFohvuI5SCSYawUS9jCoDYpdxq0dBWDw0DIMk0vefVwA9yHVUj3sucYU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772201011; c=relaxed/simple; bh=kL2l/vaaZH0Mjb/6DP2cEVtv8HOl6c9ULYdSdt/q2RY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=m2V4LGPPpoOQcyeWNOYEgAOlP2IW7CUq51MQdDOIjif/yWcyek0ZoLkvk0uI5Pg8C7PqXwLJxDRgBku6KJ2uNI20zcuwMJpshTAAjmaaRWTyEFHwLszAVWsU5U4DBu0TixrTUlGk93SiCAp3QfjJfpxf8U+212jA9ePEGOTKtFo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=MfSRYqGJ; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="MfSRYqGJ" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-4398e850783so1478821f8f.0 for ; Fri, 27 Feb 2026 06:03:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772201007; x=1772805807; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=WTx1Ig68m3990TuaMC1o3YCGcen11kpdJBTmI/bujgA=; b=MfSRYqGJT9Urwy1Q9fLTqNUTqLtpBO5jYKrSZhWJFP7Lqv5tIEVsOMkhbfY2IONR5x czgxwY+M8626YvL9NUJnYLK8dNwzswO801NCKQcLVc2x8qvW0MbflkwkK6p4OV6hN47o 7hkkuPbo53TzmjBpyFkIo1y8q+B5vY/ZKUm1tBTbLNJvxQPDusEQaUnP08Nm6kjD3ZSg FsaXIjBYZluskAE2Aq3qudFEXld0TMSwBWroR2xVUqn7e8rxYRI7uOayNGhsK30Cpg37 ffT7B1mtr/DLTBkXSf7i5PuMxgzanDPZbi+oFpC3MO7HN1eblXWpEvfi/jbCGm7TMxo+ Emug== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772201007; x=1772805807; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=WTx1Ig68m3990TuaMC1o3YCGcen11kpdJBTmI/bujgA=; b=IjbAgPGtVRXx/SVshJmMsqv0vpTpu3UP5vlq30MShnjuOF88c/+7K581nk51S49phv faJnyIJeMneQ9PNxWhLBFbpfSL+bDHUYuy5ShRiB5kAEkdQq2IOwzk1QY2binjz/dw6o 1fQAyFUsD7PwgGOZuGV41BAppELVHTofl1FfmWlMJcPSnh3nwRw/66+2+6h1UYrhl4U2 Kfjzcqka6YNdc72wMiaTWlEZM+dh7o+pMQjG4jdsigOBRT5QdPGjV+vvevhL9Q/slcbC RVd827fAxWdfWIye5gwk5vvYrMMJhRtI+GlaEVWljP/d6E0Dr73AYZZ5rzTPIu36TIVs 1F+Q== X-Forwarded-Encrypted: i=1; AJvYcCV5pioczXXM8ITXoArBZ6UosrzHRHcQlef45kjxYphasL2JLYuxw+pj0EXsNrivaY7n4Mwi3lWxq0zMIMk=@vger.kernel.org X-Gm-Message-State: AOJu0Yx+EAkgvfpnmUa9NU8rWCM0XC5YU8jWd18I44tV3aVEQtckgX7B tb8SwJEL2cpJnYgb4gUQv7yiWlIHJe1ltFVUi6YBiW069U/a2b/NOKgB X-Gm-Gg: ATEYQzyOD5WbjGMRQbMVWI0D8CdPZ3LD21cxvbpbPrjWsflDvjEQRe9Z49tgxgxx8UZ Uf4dA5kzNksQFG8MU1k9m1VocetP4srd8nDaDbGJ5Vt3xwfbpgGkzuFvLt/HrlRqKNbGc59CFAK +aBirWDzvPwOxaLLgyaH21dJrwBUhSsFF3vuZ9zGjGZmHkx3KOZYUEDS3cuVdqoHm6+NWX8xNRe ycW5v4l0cEUsVCXEKN9QNm+D9opZ3Wf3FJ9yH4MCzBtmWiBvo7+NiXdnD0NghDlBoaw7EB7a6xH rtv1/bDughL++VvYs1iWJHcXIHbfTnnTG6fFlfrZYbNwysl9vWo9Z47LbfEi4pylz8tmf1Id8xI U8+jADDq9xeOhs0zWxPvboCzCw93uPiQJnJnbNRSH+aq94fDPx6H008YdyoAsQAJ3Yrq8hOnL6k l5ftJsBfQli+Jj8gzeh38R/I/QiRciElmzvjAjiTltTw== X-Received: by 2002:a05:6000:2dc3:b0:439:8d96:55d1 with SMTP id ffacd0b85a97d-4399dde5f73mr5406205f8f.8.1772201007451; Fri, 27 Feb 2026 06:03:27 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:4d8b:fefb:26cf:1906]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4399c60feeesm7658811f8f.1.2026.02.27.06.03.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Feb 2026 06:03:26 -0800 (PST) From: Biju X-Google-Original-From: Biju To: Thomas Gleixner Cc: Biju Das , linux-kernel@vger.kernel.org, Geert Uytterhoeven , Prabhakar Mahadev Lad , Biju Das , linux-renesas-soc@vger.kernel.org Subject: [PATCH v4 8/9] irqchip/renesas-rzg2l: Add shared interrupt support Date: Fri, 27 Feb 2026 14:03:08 +0000 Message-ID: <20260227140316.308106-9-biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260227140316.308106-1-biju.das.jz@bp.renesas.com> References: <20260227140316.308106-1-biju.das.jz@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das The total number of external interrupts in RZ/G2L and RZ/G3L SoC are different. The RZ/G3L has 16 external interrupts out of which it shares 8 interrupts with TINT, whereas RZ/G2L has only 8 external interrupts. Add shared_irq variable in struct rzg2l_hw_info to handle these differences by adding the callback irq_{request,release}_resources(). Signed-off-by: Biju Das --- v3->v4: * Updated commit header irq->interrupt. * Updated commit description IRQs->interrupts. * Updated shared_irq_cnt variable type from u8->unsigned int. v2->v3: * No change v1->v2: * No change --- drivers/irqchip/irq-renesas-rzg2l.c | 90 +++++++++++++++++++++++++++++ 1 file changed, 90 insertions(+) diff --git a/drivers/irqchip/irq-renesas-rzg2l.c b/drivers/irqchip/irq-rene= sas-rzg2l.c index 3010247fe3ef..491421cd9681 100644 --- a/drivers/irqchip/irq-renesas-rzg2l.c +++ b/drivers/irqchip/irq-renesas-rzg2l.c @@ -29,6 +29,8 @@ #define TITSR(n) (0x24 + (n) * 4) #define TITSR0_MAX_INT 16 #define TITSEL_WIDTH 0x2 +#define INTTSEL 0x2c +#define TINTSEL(n) BIT(n) #define TSSR(n) (0x30 + ((n) * 4)) #define TIEN BIT(7) #define TSSEL_SHIFT(n) (8 * (n)) @@ -58,10 +60,12 @@ /** * struct rzg2l_irqc_reg_cache - registers cache (necessary for suspend/re= sume) * @iitsr: IITSR register + * @inttsel: INTTSEL register * @titsr: TITSR registers */ struct rzg2l_irqc_reg_cache { u32 iitsr; + u32 inttsel; u32 titsr[2]; }; =20 @@ -71,12 +75,14 @@ struct rzg2l_irqc_reg_cache { * @irq_count: Number of IRQC interrupts * @tint_start: Start of TINT interrupts * @num_irq: Total Number of interrupts + * @shared_irq_cnt: Number of shared interrupts */ struct rzg2l_hw_info { const u8 *tssel_lut; unsigned int irq_count; unsigned int tint_start; unsigned int num_irq; + unsigned int shared_irq_cnt; }; =20 /** @@ -295,6 +301,83 @@ static void rzg2l_irqc_irq_enable(struct irq_data *d) irq_chip_enable_parent(d); } =20 +static bool rzg2l_irqc_is_shared_irqc(const struct rzg2l_hw_info info, uns= igned int hw_irq) +{ + return ((hw_irq >=3D (info.tint_start - info.shared_irq_cnt)) && hw_irq <= info.tint_start); +} + +static bool rzg2l_irqc_is_shared_tint(const struct rzg2l_hw_info info, uns= igned int hw_irq) +{ + return ((hw_irq >=3D (info.num_irq - info.shared_irq_cnt)) && hw_irq < in= fo.num_irq); +} + +static int rzg2l_irqc_irq_request_resources(struct irq_data *d) +{ + unsigned int hw_irq =3D irqd_to_hwirq(d); + struct rzg2l_irqc_priv *priv =3D irq_data_to_priv(d); + u32 offset, tssr_offset; + u8 tssr_index, tssel_shift; + u32 reg, inttsel_reg; + u8 value; + + if (!priv->info.shared_irq_cnt) + return 0; + + if (rzg2l_irqc_is_shared_irqc(priv->info, hw_irq)) { + offset =3D hw_irq + IRQC_TINT_COUNT - priv->info.tint_start; + tssr_offset =3D TSSR_OFFSET(offset); + tssr_index =3D TSSR_INDEX(offset); + tssel_shift =3D TSSEL_SHIFT(tssr_offset); + + reg =3D readl_relaxed(priv->base + TSSR(tssr_index)); + value =3D (reg & (TIEN << tssel_shift)) >> tssel_shift; + if (value) + goto err_conflict; + + raw_spin_lock(&priv->lock); + inttsel_reg =3D readl_relaxed(priv->base + INTTSEL); + inttsel_reg |=3D TINTSEL(offset); + writel_relaxed(inttsel_reg, priv->base + INTTSEL); + raw_spin_unlock(&priv->lock); + } else if (rzg2l_irqc_is_shared_tint(priv->info, hw_irq)) { + offset =3D hw_irq - priv->info.tint_start; + tssr_offset =3D TSSR_OFFSET(offset); + tssr_index =3D TSSR_INDEX(offset); + + inttsel_reg =3D readl_relaxed(priv->base + INTTSEL); + value =3D (inttsel_reg & TINTSEL(offset)) >> offset; + if (value) + goto err_conflict; + } + + return 0; + +err_conflict: + pr_err("%s: Shared SPI conflict!\n", __func__); + return -EBUSY; +} + +static void rzg2l_irqc_irq_release_resources(struct irq_data *d) +{ + unsigned int hw_irq =3D irqd_to_hwirq(d); + struct rzg2l_irqc_priv *priv =3D irq_data_to_priv(d); + u32 offset; + u8 inttsel_reg; + + if (!priv->info.shared_irq_cnt) + return; + + if (rzg2l_irqc_is_shared_irqc(priv->info, hw_irq)) { + offset =3D hw_irq + IRQC_TINT_COUNT - priv->info.tint_start; + + raw_spin_lock(&priv->lock); + inttsel_reg =3D readl_relaxed(priv->base + INTTSEL); + inttsel_reg &=3D ~TINTSEL(offset); + writel_relaxed(inttsel_reg, priv->base + INTTSEL); + raw_spin_unlock(&priv->lock); + } +} + static int rzg2l_irq_set_type(struct irq_data *d, unsigned int type) { struct rzg2l_irqc_priv *priv =3D irq_data_to_priv(d); @@ -424,6 +507,8 @@ static int rzg2l_irqc_irq_suspend(void *data) void __iomem *base =3D rzg2l_irqc_data->base; =20 cache->iitsr =3D readl_relaxed(base + IITSR); + if (rzg2l_irqc_data->info.shared_irq_cnt) + cache->inttsel =3D readl_relaxed(base + INTTSEL); for (u8 i =3D 0; i < 2; i++) cache->titsr[i] =3D readl_relaxed(base + TITSR(i)); =20 @@ -442,6 +527,8 @@ static void rzg2l_irqc_irq_resume(void *data) */ for (u8 i =3D 0; i < 2; i++) writel_relaxed(cache->titsr[i], base + TITSR(i)); + if (rzg2l_irqc_data->info.shared_irq_cnt) + writel_relaxed(cache->inttsel, base + INTTSEL); writel_relaxed(cache->iitsr, base + IITSR); } =20 @@ -461,6 +548,8 @@ static const struct irq_chip rzg2l_irqc_chip =3D { .irq_unmask =3D irq_chip_unmask_parent, .irq_disable =3D rzg2l_irqc_irq_disable, .irq_enable =3D rzg2l_irqc_irq_enable, + .irq_request_resources =3D rzg2l_irqc_irq_request_resources, + .irq_release_resources =3D rzg2l_irqc_irq_release_resources, .irq_get_irqchip_state =3D irq_chip_get_parent_state, .irq_set_irqchip_state =3D irq_chip_set_parent_state, .irq_retrigger =3D irq_chip_retrigger_hierarchy, @@ -642,6 +731,7 @@ static const struct rzg2l_hw_info rzg3l_hw_params =3D { .irq_count =3D 16, .tint_start =3D IRQC_IRQ_START + 16, .num_irq =3D IRQC_IRQ_START + 16 + IRQC_TINT_COUNT, + .shared_irq_cnt =3D 8, }; =20 static const struct rzg2l_hw_info rzg2l_hw_params =3D { --=20 2.43.0