From nobody Tue Apr 7 18:46:40 2026 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.14]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 59BA53EF0C7; Fri, 27 Feb 2026 13:41:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.14 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772199671; cv=none; b=brRerLWSiXzRIUJOKV4rnBW/NUmHek1yClrT0godoQWjLdFGZhqP83JtgkRDTooCPhq4DofdILQPgZMP1fjKuFXaw9u+CG9uWlfxwE2qPhrXK39EmLieQ/uoACd97fXPYYA+qaYx0fm1cUlXZgBYUCVkFekScpqT6ah/3tndECQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772199671; c=relaxed/simple; bh=1WfhuO3IyZA+U5/XET4RuDXdEhsyOn5TgRjmH7EwR3A=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=KPkjBPr7KH9wxd7SzMrBehbfMO7yPvgvouLvlcqkOZDgQd5Q6HdD+4F8JtFJw4Iqnm4E5bXNQvMzMCAu51yPbNA/UnqO6DmkTyTU7i47zaerpIOY7OReRS/yZlLjaLGrcFt0Qp4LClbpTTDI61HX2Lp5Lfl+nScvx4p32jEncH4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=YMNUvkIN; arc=none smtp.client-ip=198.175.65.14 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="YMNUvkIN" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1772199669; x=1803735669; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=1WfhuO3IyZA+U5/XET4RuDXdEhsyOn5TgRjmH7EwR3A=; b=YMNUvkINvjohccB/BnJYVqfU36+/qljXJ/f9A6NDpjZGzffqUzktfTZJ iKhBLRAmY7Ze3yxoswCMGgforadxQeBVf+0Z1vDUdDllf9hYg4VyLeW2l feJazIiJr40MnlXrtjFoyG5PvLmCCQwEOuBuSkPQuq/Tb4mNbeQxazuH3 pZ8dBRXNcexsEYBs9nV5Dl40piBhc9PuJro6A8LvRm0OGt8qpdrD3ROPy EQjTaRwxC4Lq4TryGV02yNMOiBEnJTvL8+sgV9Wz2wtxB3Q6d+bL4k2Fg ICLozuSCA7xP5HVWhahyQx29RFc6EVo7A9f0xVP4l1NJTNtpcNUoodQjE g==; X-CSE-ConnectionGUID: MU2rB+ABTnCT6VbPx/PzAQ== X-CSE-MsgGUID: W6O7mpWzQyGyak7mVTXvQw== X-IronPort-AV: E=McAfee;i="6800,10657,11714"; a="77121494" X-IronPort-AV: E=Sophos;i="6.21,314,1763452800"; d="scan'208";a="77121494" Received: from fmviesa001.fm.intel.com ([10.60.135.141]) by orvoesa106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Feb 2026 05:41:09 -0800 X-CSE-ConnectionGUID: cQRxvoW8QlOmeiKy7mgaRg== X-CSE-MsgGUID: AxtgIQs8QQCT7sCWS7Pmcg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.21,314,1763452800"; d="scan'208";a="244281867" Received: from intel-nuc8i7beh.iind.intel.com ([10.223.163.35]) by fmviesa001.fm.intel.com with ESMTP; 27 Feb 2026 05:41:07 -0800 From: Arun T To: arun.t@intel.com Cc: mehdi.djait@linux.intel.com, linux-media@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 1/2] platform/x86: int3472: Add board data for Intel nvl Date: Fri, 27 Feb 2026 19:05:41 +0530 Message-ID: <20260227133542.970820-2-arun.t@intel.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260227133542.970820-1-arun.t@intel.com> References: <20260130092431.2335363-2-arun.t@intel.com> <20260227133542.970820-1-arun.t@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The Intel Nvl O13b10 sensor with the Intel IPU8 ISP. The sensor is powered by a TPS68470 PMIC, and so we need some board data to describe how to configure the GPIOs and regulators to run the sensor. Signed-off-by: Arun T --- .../x86/intel/int3472/tps68470_board_data.c | 150 ++++++++++++++++++ 1 file changed, 150 insertions(+) diff --git a/drivers/platform/x86/intel/int3472/tps68470_board_data.c b/dri= vers/platform/x86/intel/int3472/tps68470_board_data.c index 71357a036292..71dc0940a94b 100644 --- a/drivers/platform/x86/intel/int3472/tps68470_board_data.c +++ b/drivers/platform/x86/intel/int3472/tps68470_board_data.c @@ -143,6 +143,34 @@ static struct regulator_consumer_supply int3479_aux2_c= onsumer_supplies[] =3D { REGULATOR_SUPPLY("dovdd", "i2c-INT3479:00"), }; =20 +/* Settings for Intel NVL platform */ + +static struct regulator_consumer_supply int3472_core_consumer_supplies[] = =3D { + REGULATOR_SUPPLY("dvdd", "i2c-OVTI13B1:00"), +}; + +static struct regulator_consumer_supply int3472_ana_consumer_supplies[] = =3D { + REGULATOR_SUPPLY("ana", "i2c-OVTI13B1:00"), +}; + +static struct regulator_consumer_supply int3472_vcm_consumer_supplies[] = =3D { + REGULATOR_SUPPLY("vdd", "i2c-OVTI13B1:00"), +}; + +static struct regulator_consumer_supply int3472_vsio_consumer_supplies[] = =3D { + REGULATOR_SUPPLY("dovdd", "i2c-OVTI13B1:00"), + REGULATOR_SUPPLY("vsio", "i2c-OVTI13B1:00"), + REGULATOR_SUPPLY("vddd", "i2c-OVTI13B1:00"), +}; + +static struct regulator_consumer_supply int3472_aux1_consumer_supplies[] = =3D { + REGULATOR_SUPPLY("vdda", "i2c-OVTI13B1:00"), +}; + +static struct regulator_consumer_supply int3472_aux2_consumer_supplies[] = =3D { + REGULATOR_SUPPLY("vdddo", "i2c-OVTI13B1:00"), +}; + static const struct regulator_init_data dell_7212_tps68470_core_reg_init_d= ata =3D { .constraints =3D { .min_uV =3D 1200000, @@ -220,6 +248,82 @@ static const struct regulator_init_data dell_7212_tps6= 8470_aux2_reg_init_data =3D .consumer_supplies =3D int3479_aux2_consumer_supplies, }; =20 +static const struct regulator_init_data intel_nvl_tps68470_core_reg_init_d= ata =3D { + .constraints =3D { + .min_uV =3D 1200000, + .max_uV =3D 1200000, + .apply_uV =3D true, + .always_on =3D true, + }, + .num_consumer_supplies =3D ARRAY_SIZE(int3472_core_consumer_supplies), + .consumer_supplies =3D int3472_core_consumer_supplies, +}; + +static const struct regulator_init_data intel_nvl_tps68470_ana_reg_init_da= ta =3D { + .constraints =3D { + .min_uV =3D 2815200, + .max_uV =3D 2815200, + .apply_uV =3D true, + .always_on =3D true, + }, + .num_consumer_supplies =3D ARRAY_SIZE(int3472_ana_consumer_supplies), + .consumer_supplies =3D int3472_ana_consumer_supplies, +}; +static const struct regulator_init_data intel_nvl_tps68470_vcm_reg_init_da= ta =3D { + .constraints =3D { + .min_uV =3D 2815200, + .max_uV =3D 2815200, + .apply_uV =3D true, + .always_on =3D true, + }, + .num_consumer_supplies =3D ARRAY_SIZE(int3472_vcm_consumer_supplies), + .consumer_supplies =3D int3472_vcm_consumer_supplies, +}; + +/* Ensure the always-on VIO regulator has the same voltage as VSIO */ +static const struct regulator_init_data intel_nvl_tps68470_vio_reg_init_da= ta =3D { + .constraints =3D { + .min_uV =3D 1800600, + .max_uV =3D 1800600, + .apply_uV =3D true, + .always_on =3D true, + }, +}; + +static const struct regulator_init_data intel_nvl_tps68470_vsio_reg_init_d= ata =3D { + .constraints =3D { + .min_uV =3D 1800600, + .max_uV =3D 1800600, + .apply_uV =3D true, + .always_on =3D true, + }, + .num_consumer_supplies =3D ARRAY_SIZE(int3472_vsio_consumer_supplies), + .consumer_supplies =3D int3472_vsio_consumer_supplies, +}; + +static const struct regulator_init_data intel_nvl_tps68470_aux1_reg_init_d= ata =3D { + .constraints =3D { + .min_uV =3D 2815200, + .max_uV =3D 2815200, + .apply_uV =3D 1, + .valid_ops_mask =3D REGULATOR_CHANGE_STATUS, + }, + .num_consumer_supplies =3D ARRAY_SIZE(int3472_aux1_consumer_supplies), + .consumer_supplies =3D int3472_aux1_consumer_supplies, +}; + +static const struct regulator_init_data intel_nvl_tps68470_aux2_reg_init_d= ata =3D { + .constraints =3D { + .min_uV =3D 1800600, + .max_uV =3D 1800600, + .apply_uV =3D 1, + .valid_ops_mask =3D REGULATOR_CHANGE_STATUS, + }, + .num_consumer_supplies =3D ARRAY_SIZE(int3472_aux2_consumer_supplies), + .consumer_supplies =3D int3472_aux2_consumer_supplies, +}; + + static const struct tps68470_regulator_platform_data dell_7212_tps68470_pd= ata =3D { .reg_init_data =3D { [TPS68470_CORE] =3D &dell_7212_tps68470_core_reg_init_data, @@ -232,6 +336,18 @@ static const struct tps68470_regulator_platform_data d= ell_7212_tps68470_pdata =3D }, }; =20 +static const struct tps68470_regulator_platform_data intel_nvl_tps68470_pd= ata =3D { + .reg_init_data =3D { + [TPS68470_CORE] =3D &intel_nvl_tps68470_core_reg_init_data, + [TPS68470_ANA] =3D &intel_nvl_tps68470_ana_reg_init_data, + [TPS68470_VCM] =3D &intel_nvl_tps68470_vcm_reg_init_data, + [TPS68470_VIO] =3D &intel_nvl_tps68470_vio_reg_init_data, + [TPS68470_VSIO] =3D &intel_nvl_tps68470_vsio_reg_init_data, + [TPS68470_AUX1] =3D &intel_nvl_tps68470_aux1_reg_init_data, + [TPS68470_AUX2] =3D &intel_nvl_tps68470_aux2_reg_init_data, + }, +}; + static struct gpiod_lookup_table surface_go_int347a_gpios =3D { .dev_id =3D "i2c-INT347A:00", .table =3D { @@ -258,6 +374,23 @@ static struct gpiod_lookup_table dell_7212_int3479_gpi= os =3D { } }; =20 +static struct gpiod_lookup_table intel_nvl_int347a_gpios =3D { + .dev_id =3D "i2c-OVTI13B1:01", + .table =3D { + GPIO_LOOKUP("tps68470-gpio", 9, "reset", GPIO_ACTIVE_LOW), + GPIO_LOOKUP("tps68470-gpio", 8, "s_idle", GPIO_ACTIVE_LOW), + { } + } +}; + +static struct gpiod_lookup_table intel_nvl_int347e_gpios =3D { + .dev_id =3D "i2c-OVTI13B1:01", + .table =3D { + GPIO_LOOKUP("tps68470-gpio", 7, "s_enable", GPIO_ACTIVE_LOW), + { } + } +}; + static const struct int3472_tps68470_board_data surface_go_tps68470_board_= data =3D { .dev_name =3D "i2c-INT3472:05", .tps68470_regulator_pdata =3D &surface_go_tps68470_pdata, @@ -287,6 +420,16 @@ static const struct int3472_tps68470_board_data dell_7= 212_tps68470_board_data =3D }, }; =20 +static const struct int3472_tps68470_board_data intel_nvl_tps68470_board_d= ata =3D { + .dev_name =3D "i2c-INT3472:04", + .tps68470_regulator_pdata =3D &intel_nvl_tps68470_pdata, + .n_gpiod_lookups =3D 2, + .tps68470_gpio_lookup_tables =3D { + &intel_nvl_int347a_gpios, + &intel_nvl_int347e_gpios, + }, +}; + static const struct dmi_system_id int3472_tps68470_board_data_table[] =3D { { .matches =3D { @@ -316,6 +459,13 @@ static const struct dmi_system_id int3472_tps68470_boa= rd_data_table[] =3D { }, .driver_data =3D (void *)&dell_7212_tps68470_board_data, }, + { + .matches =3D { + DMI_EXACT_MATCH(DMI_SYS_VENDOR, "Intel Corporation"), + DMI_EXACT_MATCH(DMI_PRODUCT_NAME, "Nova Lake Client Platform"), + }, + .driver_data =3D (void *)&intel_nvl_tps68470_board_data, + }, { } }; =20 --=20 2.43.0 From nobody Tue Apr 7 18:46:40 2026 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.14]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9A316330334; Fri, 27 Feb 2026 13:41:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.14 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772199673; cv=none; b=sIsYv/I4GsfaNpJRODIeQ49UpxzouQ3Bs5ainrvK7cutf/KgyP8byVwLCmm3k2qLaT1Rp/TUoNEdL7qqUdUxBGqbMe4idrWlnVtvO2vY4uD0zuowW4xJHv69WDPQe2qtzPSci69sn9o5ccsoqLQweeek5IqvLBep7J58xQUCD/o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772199673; c=relaxed/simple; bh=I8IxnmVCk+FGLLSievLa0IM2y7OaqIwWWg+UEICANBY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NqN2zKMWvKRp61D9sQp6oxXeIz4OiA64Al2MI17Kik5kKhIBLOtabSuEBy7p4pIdvNZ6M7dALWlt0GX5HQoug7f225kPF2DO/3BuPnBRZWY4jJqs2+1feUnKrDOKN75mNs3L5Wfmi2nVSqZmTn06staXFrvhwdTdnJ65USCxg3Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=ZJS/Zk2v; arc=none smtp.client-ip=198.175.65.14 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="ZJS/Zk2v" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1772199672; x=1803735672; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=I8IxnmVCk+FGLLSievLa0IM2y7OaqIwWWg+UEICANBY=; b=ZJS/Zk2vN78iZo5WRASU+mLsigkUdNPAFWEcbkgtwdb30FUW9bz9YbFJ JsR2Di1m6fDY3Wrd+J+bfjk5RmBzHXdf+2Rs2RCCBiHRJs8upQNhQeSif iJLu5mj6Pp1QRu9EO7EwgtMiZCi0dHSw8h61fxOqZQo+Nt0KWMSUH/m1Y 9WuwKUQmeQEt5nh1d2zZS2QUmbBefY0tCRHJbte5O71IFJSEBV55spnTt 0vSvwajSj02KO5NOE1gMEX5xZVM/ktjCM2mzXOXR+8kjOMp+KYARrANZG 9x02Z+0mVNrbCsQ38OB7upV7GeCPr4UEkdZ7dSR7HoLX6MB0LpQKIDOss Q==; X-CSE-ConnectionGUID: N74t7QPURZq+qXJ7zqg4PA== X-CSE-MsgGUID: pIgNvQYSSOeUO/xje3qO4g== X-IronPort-AV: E=McAfee;i="6800,10657,11714"; a="77121497" X-IronPort-AV: E=Sophos;i="6.21,314,1763452800"; d="scan'208";a="77121497" Received: from fmviesa001.fm.intel.com ([10.60.135.141]) by orvoesa106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Feb 2026 05:41:12 -0800 X-CSE-ConnectionGUID: Posd17YRR9OBT1D9uWs/ew== X-CSE-MsgGUID: o1Aklm2ZT3ShOFCFO+wZtQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.21,314,1763452800"; d="scan'208";a="244281875" Received: from intel-nuc8i7beh.iind.intel.com ([10.223.163.35]) by fmviesa001.fm.intel.com with ESMTP; 27 Feb 2026 05:41:10 -0800 From: Arun T To: arun.t@intel.com Cc: mehdi.djait@linux.intel.com, linux-media@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 2/2] media: i2c: ov13b10: Support tps68470 regulator and gpio Date: Fri, 27 Feb 2026 19:05:42 +0530 Message-ID: <20260227133542.970820-3-arun.t@intel.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260227133542.970820-1-arun.t@intel.com> References: <20260130092431.2335363-2-arun.t@intel.com> <20260227133542.970820-1-arun.t@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Ov13b10 sensor get clock and regulator from TPS68470 PMIC. Added tps68470 regulator/gpio names in power_on Signed-off-by: Arun T --- drivers/media/i2c/ov13b10.c | 47 ++++++++++++++++++++----------------- 1 file changed, 26 insertions(+), 21 deletions(-) diff --git a/drivers/media/i2c/ov13b10.c b/drivers/media/i2c/ov13b10.c index 5421874732bc..228ffe5ada70 100644 --- a/drivers/media/i2c/ov13b10.c +++ b/drivers/media/i2c/ov13b10.c @@ -11,6 +11,7 @@ #include #include #include +#include =20 #define OV13B10_REG_VALUE_08BIT 1 #define OV13B10_REG_VALUE_16BIT 2 @@ -699,6 +700,13 @@ static const struct ov13b10_mode supported_2_lanes_mod= es[] =3D { }, }; =20 +static const char * const ov13b10_supply_names[] =3D { + "dovdd", /* Digital I/O power */ + "avdd", /* Analog power */ + "dvdd", /* Digital core power */ +}; + + struct ov13b10 { struct device *dev; =20 @@ -708,7 +716,7 @@ struct ov13b10 { struct v4l2_ctrl_handler ctrl_handler; =20 struct clk *img_clk; - struct regulator *avdd; + struct regulator_bulk_data supplies[ARRAY_SIZE(ov13b10_supply_names)]; struct gpio_desc *reset; =20 /* V4L2 Controls */ @@ -1194,9 +1202,8 @@ static int ov13b10_power_off(struct device *dev) struct ov13b10 *ov13b10 =3D to_ov13b10(sd); =20 gpiod_set_value_cansleep(ov13b10->reset, 1); - - if (ov13b10->avdd) - regulator_disable(ov13b10->avdd); + regulator_bulk_disable(ARRAY_SIZE(ov13b10_supply_names), + ov13b10->supplies); =20 clk_disable_unprepare(ov13b10->img_clk); =20 @@ -1214,14 +1221,12 @@ static int ov13b10_power_on(struct device *dev) dev_err(dev, "failed to enable imaging clock: %d", ret); return ret; } - - if (ov13b10->avdd) { - ret =3D regulator_enable(ov13b10->avdd); - if (ret < 0) { - dev_err(dev, "failed to enable avdd: %d", ret); - clk_disable_unprepare(ov13b10->img_clk); - return ret; - } + ret =3D regulator_bulk_enable(ARRAY_SIZE(ov13b10_supply_names), + ov13b10->supplies); + if (ret < 0) { + dev_err(dev, "failed to enable regulators\n"); + clk_disable_unprepare(ov13b10->img_clk); + return ret; } =20 gpiod_set_value_cansleep(ov13b10->reset, 0); @@ -1473,7 +1478,7 @@ static void ov13b10_free_controls(struct ov13b10 *ov1= 3b) static int ov13b10_get_pm_resources(struct ov13b10 *ov13b) { unsigned long freq; - int ret; + int ret, i; =20 ov13b->reset =3D devm_gpiod_get_optional(ov13b->dev, "reset", GPIOD_OUT_L= OW); if (IS_ERR(ov13b->reset)) @@ -1481,6 +1486,7 @@ static int ov13b10_get_pm_resources(struct ov13b10 *o= v13b) "failed to get reset gpio\n"); =20 ov13b->img_clk =3D devm_v4l2_sensor_clk_get(ov13b->dev, NULL); + if (IS_ERR(ov13b->img_clk)) return dev_err_probe(ov13b->dev, PTR_ERR(ov13b->img_clk), "failed to get imaging clock\n"); @@ -1491,15 +1497,14 @@ static int ov13b10_get_pm_resources(struct ov13b10 = *ov13b) "external clock %lu is not supported\n", freq); =20 - ov13b->avdd =3D devm_regulator_get_optional(ov13b->dev, "avdd"); - if (IS_ERR(ov13b->avdd)) { - ret =3D PTR_ERR(ov13b->avdd); - ov13b->avdd =3D NULL; - if (ret !=3D -ENODEV) - return dev_err_probe(ov13b->dev, ret, - "failed to get avdd regulator\n"); - } + for (i =3D 0; i < ARRAY_SIZE(ov13b10_supply_names); i++) + ov13b->supplies[i].supply =3D ov13b10_supply_names[i]; =20 + ret =3D devm_regulator_bulk_get(ov13b->dev, ARRAY_SIZE(ov13b10_supply_nam= es), + ov13b->supplies); + if (ret) + return dev_err_probe(ov13b->dev, ret, + "failed to get regulators\n"); return 0; } =20 --=20 2.43.0