From nobody Fri Apr 3 06:02:45 2026 Received: from mail-pl1-f178.google.com (mail-pl1-f178.google.com [209.85.214.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B2EC743D51A for ; Fri, 27 Feb 2026 15:15:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.178 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772205307; cv=none; b=WLzyUOo0jf+VFBCY1OqMtyObqDMGCT9ukQF+e4pyFRm1RrHxPkEC0Ob6/JlMDa/genP3s8Ku04GJ4H0U3XkNHVwMOultdzq9r5wGUjt8AQcB2//zfIsvrLzNr3sZeMp8oQwoPc9aRwqx+qeG56wIX+fRB2cW95MoZFMeTu3rP6g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772205307; c=relaxed/simple; bh=81+CouTSV8D7ghSuTSx7keDNAgQQfQPZybhJXqJILIA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=b+weVrZH6exJS1G01CLVlanteSBAzGK7agM1OWzxsrSSGOnHXDBTpPIv6MQFHCVWtX+a89Kkfu6IA4MB5N4WDCDowh/7TWnRrCFSPjrG4wrkWvfhfYTRgggLPM5XZhk0oox2/fGh9Uq+YbY4DUQgdPE7Mva6ScQRD/jy0AR9Ivo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=eP1M9Zpk; arc=none smtp.client-ip=209.85.214.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="eP1M9Zpk" Received: by mail-pl1-f178.google.com with SMTP id d9443c01a7336-2ab077e3f32so9745865ad.3 for ; Fri, 27 Feb 2026 07:15:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772205306; x=1772810106; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=pCOf+ZmqqtgPwlWCtohRjVDrXj8iEckMKHZrGnl9m9E=; b=eP1M9ZpkyXvmnBdmNt8jnpmhVMbeLZOCJB3eeLdbj+kFlN4OGIOfDtxUfCXsoXctwL g0nanIkDjxSJuH/kvW4SzLnUGftp6qaYme9aDHWrPyuIzhihGuaMfdWM8foPtYS3mABU tGVGurKHsXgGCbAm32v0mFYoqsnRXfXD2CaZehZiRLt5GBvjcEerpEUHaJD+MVMQ0Z/+ b7aRSIPcm5n/T3WRr9nijEzkkW4GezPAXzNZo92WSrBMr7sBSK6t/NApST1AYBiZeobg mVd5LwlSWA2gHk244MyEthIznnDbbI+yR2XdEReLutA/Pum0Rxg/Zs38z5YaDyMgr1VL fyVA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772205306; x=1772810106; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=pCOf+ZmqqtgPwlWCtohRjVDrXj8iEckMKHZrGnl9m9E=; b=UeLNhNto28CEn9+4CSTDzXwJcpIMNU9rSBsU5FzohtMYBtc3dModz4Ru9nECwIi2qC ql3rdTPbJNYkvYMSpifGRRpp9blmBa55lNfCZj9aIzX9pSiPmGsRUpitXrotitY5tolv F+iO/xr4jvnn1ZURDkkkjfojz06v8v7kkw8rusVERiJI1/EDezPSuqk9lby29hKtcS/0 ynXCKfyVixvhbrvnkwQ8lpgRZ4wB1vabLhHLd/GoI3+q7SBc+AjVStSPhyLuKAppQ09D masDzFmw+lwhNK+0Rcw3uAKobW3jXsszZ+pH2nvrmZ9stLww/MFRUFdF010sem6UMaGT 6cAg== X-Forwarded-Encrypted: i=1; AJvYcCV6/TwYffE8+uBZuKGn8act7F6UjtFkBaoyv9UkyFoPTowqTI2XBDbJ0uKLMvk+EjWYmHj2KPhyxDeNTYQ=@vger.kernel.org X-Gm-Message-State: AOJu0YzYNWigQPGf8HdHZYEB8wOjUkbgxzZd+rLmwyBgCjk3WQlK2EYa b/EMN2UoBL121DB6c2atVVf28xdxJ3Z68QLGfB6xrtXE6StBQzKAzQhy X-Gm-Gg: ATEYQzzq4CEYE/HcgGecElOgkYPfgO6yyO8xr70ORzcbCMDhqiTpBsNvbz69bHy0I88 8S4pKUa7U2Q4RH7YBC/5onyIAeL0/AkxwqFz7NHOMxoR83TZcY3s634gmURLG0qqovVz67Rgs2u 8vyS+63WjRr/PGeptFFX64vtbS9DYQ5vyMj9U5O2M3jj+F/EQvozcsBbnKVJNSyXW2UnI8k4eey OMgv05Tuq1SSmi61PF9huTJKpxc7iLB84CtplOxIID9lGnmT4lXdLL5yNLoXdx5L0huVyU4fAfv xXxJS3wdHy5CPNmkIRzd0b6iKS0CgC+5AS8huQaIQKx3mwHPi1IYrabhXVwqQ4mqM2CSBEKJHk9 OPms4LUL4vP0yc/r2hB9L9VJ9hjcroisI742YcetF2p3D5KDIMe5XuV4VzfZJ5mafIe+VtfWIsu XV1FyJ5AtdGhWa2YskUsYCHQ31VTRbxIC00Qf4SaZEe2XCASJ1 X-Received: by 2002:a17:90b:6c5:b0:356:1dad:1b07 with SMTP id 98e67ed59e1d1-35965cc9b4dmr3070943a91.23.1772205305387; Fri, 27 Feb 2026 07:15:05 -0800 (PST) Received: from LAPTOP-872M7T80.localdomain ([122.168.69.160]) by smtp.googlemail.com with ESMTPSA id 98e67ed59e1d1-3593dcc9c37sm5485848a91.8.2026.02.27.07.15.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Feb 2026 07:15:04 -0800 (PST) From: Akhila YS Date: Fri, 27 Feb 2026 15:14:35 +0000 Subject: [PATCH v4 5/5] dt-bindings: arm: atmel,at91rm9200-sdramc: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260227-arm-microchip-v4-5-7e2ae1c5b5d6@gmail.com> References: <20260227-arm-microchip-v4-0-7e2ae1c5b5d6@gmail.com> In-Reply-To: <20260227-arm-microchip-v4-0-7e2ae1c5b5d6@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Nicolas Ferre , Claudiu Beznea , Alexandre Belloni Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Akhila YS X-Mailer: b4 0.14.3 Convert RAMC SDRAM/DDR controller binding to YAML format. Signed-off-by: Akhila YS Acked-by: Conor Dooley Reviewed-by: Claudiu Beznea --- .../bindings/arm/atmel,at91rm9200-sdramc.yaml | 66 ++++++++++++++++++= ++++ .../devicetree/bindings/arm/atmel-sysregs.txt | 20 ------- 2 files changed, 66 insertions(+), 20 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/atmel,at91rm9200-sdramc.= yaml b/Documentation/devicetree/bindings/arm/atmel,at91rm9200-sdramc.yaml new file mode 100644 index 000000000000..ac7e0f454a34 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/atmel,at91rm9200-sdramc.yaml @@ -0,0 +1,66 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/atmel,at91rm9200-sdramc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip (Atmel) SDRAM / DDR Controller (RAMC / DDRAMC / UDDRC) + +maintainers: + - Nicolas Ferre + - Claudiu Beznea + +description: + The SDRAM/DDR Controller (often called RAMC or DDRAMC) in various + Atmel/Microchip ARM9 and Cortex-A5/A7 SoCs manages external + SDRAM / DDR memory. It is typically exposed as a syscon node for + register access from other drivers (e.g. for initialization or mode + configuration). No interrupts or clocks are usually required in the + binding. + +properties: + compatible: + oneOf: + - items: + - const: atmel,at91rm9200-sdramc + - const: syscon + - items: + - const: microchip,sama7d65-uddrc + - const: microchip,sama7g5-uddrc + - enum: + - atmel,at91sam9260-sdramc + - atmel,at91sam9g45-ddramc + - atmel,sama5d3-ddramc + - microchip,sam9x60-ddramc + - microchip,sam9x7-ddramc + - microchip,sama7g5-uddrc + + reg: + maxItems: 1 + + clocks: + minItems: 1 + maxItems: 2 + + clock-names: + minItems: 1 + items: + - const: ddrck + - const: mpddr + +required: + - compatible + - reg + +unevaluatedProperties: false + +examples: + - | + #include + ramc@ffffe400 { + compatible =3D "atmel,at91sam9g45-ddramc"; + reg =3D <0xffffe400 0x200>; + clocks =3D <&pmc PMC_TYPE_SYSTEM 2>; + clock-names =3D "ddrck"; + }; +... diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Docu= mentation/devicetree/bindings/arm/atmel-sysregs.txt deleted file mode 100644 index 14642384bc87..000000000000 --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt +++ /dev/null @@ -1,20 +0,0 @@ -Atmel system registers - -RAMC SDRAM/DDR Controller required properties: -- compatible: Should be "atmel,at91rm9200-sdramc", "syscon" or - "atmel,at91sam9260-sdramc" or - "atmel,at91sam9g45-ddramc" or - "atmel,sama5d3-ddramc" or - "microchip,sam9x60-ddramc" or - "microchip,sama7g5-uddrc" or - "microchip,sama7d65-uddrc", "microchip,sama7g5-uddrc" or - "microchip,sam9x7-ddramc", "atmel,sama5d3-ddramc". -- reg: Should contain registers location and length - -Examples: - - ramc0: ramc@ffffe800 { - compatible =3D "atmel,at91sam9g45-ddramc"; - reg =3D <0xffffe800 0x200>; - }; - --=20 2.43.0