From nobody Thu Apr 16 18:21:36 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 979141DF963 for ; Thu, 26 Feb 2026 14:36:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772116596; cv=none; b=EX9IGfKzSs0YXaq+qJ0GJdZ/JzY9gMtOTUNuszOILviMJmyXafYKmuF4DN6pQ+Y466QpKjYk2XkQNG/jBMO8dXnIxTUoHPgBuAryD+obHgS50+ADhc+cLA5vx3f73TiCG7BI0FY0cz66wD3qoAQt+zlfwLatRKERy//3M4DAgmg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772116596; c=relaxed/simple; bh=7E6/ehve/l14o2ysWx7PyCDKi/Wcz20Y8ct2VFp4s3s=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=HO+p69I9nHf2mR1D59SHAeSFJEv7ind2uhSp0P75qouoH5fLt1/rEy+j4u4DQkmkJ+wp0wFmF4ewoGuOkKzmv6Oon1+eopRu/XNx+T7CGmY8Vf3xb3LGeNQYCVXfxJozieQdt8S2LmOy/MVnqkNfIdGVGFdbf9n167zbXR3k70I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=o4gGWjaR; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Qj5LciIk; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="o4gGWjaR"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Qj5LciIk" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61QAL1pP288643 for ; Thu, 26 Feb 2026 14:36:34 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:message-id:mime-version :subject:to; s=qcppdkim1; bh=grkJnEX07lHrDNJiuJunVO7wInXkycQ8M7c uQbWA5fw=; b=o4gGWjaRW7o9eTo36JNj68kkAToYGAOIj1tMAieYTMGZ48F3d0U rGw667x5myqcHVQ/Y64Ak3ChbRB0BIQI7xfILwNEm1Yqye9asd3fp8HL0tscGbWn kvGT+f9XM+C/1pXTrWcgZPp/F+8AtaU4krwuSZG28XZDzCOUcA05OtGJ6KNJtude 4RSEFP1BvSA517S9Hj9F/m4AyySpxkxjnrUMR3qs9S2dfjWL/GTjccxTA12rSHT+ uihTWBaw+yRX583mLAxnvmbYHinimjBYeTHzVeyYG/y1jMtOV5MRoCBcCxD2UIEX 7TWadxc2c+QWcNhjjfd3K5cMcfKr2fQLIJw== Received: from mail-qk1-f200.google.com (mail-qk1-f200.google.com [209.85.222.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cjm8u0pkx-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 26 Feb 2026 14:36:34 +0000 (GMT) Received: by mail-qk1-f200.google.com with SMTP id af79cd13be357-8cb3d11b913so744348885a.1 for ; Thu, 26 Feb 2026 06:36:34 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772116591; x=1772721391; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=grkJnEX07lHrDNJiuJunVO7wInXkycQ8M7cuQbWA5fw=; b=Qj5LciIkyYbdi7mt0uLxzEXRs9a32qeiCPalYZCNV9QE//jtrxT2H9tg1ND2jlSvdC PKm2jkty9XMgDTHqIG9F3a/7wgzXIf61koCLlirFF+knqzB63LYOV/UJu1qJXFcPYjgL nka4TbcJsTHXD1xbxMhLfQzAHlA9DNEQSLftTBMvf0ZyGDn0TAIh9ZbJIoXUNCHwrvyy tpnPYchu/7yFZPZzajHs4HDglkBCSJ0rT3tPbfYoMIMKAst1OqGHny6LzSuAsQUwYHi4 9M0pAb6idPSxBDLhLXm+khxF/Ey3li1aZk1Ssv2uHmEGDNtlcs5sOX9wWRRPdahKb1md qAcg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772116591; x=1772721391; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=grkJnEX07lHrDNJiuJunVO7wInXkycQ8M7cuQbWA5fw=; b=cMufpFu6+xLBHc7W1db6weJbNEOMphL1wfIFs/z4huIYv4tvDGEPI0RoujiGN59BOk CpkCzRBKPtcc022QoVhwujjlIyBS+IxHn5+F9IJN2Zxf6s8Gv2luKh5jADqmC+AP1Elh wk71x/drHIZRqiAx4UThpD9tS/jzLCRIxF6bqhe6qqXjWI7yAQbsIlL5tuEB2ZiOEZrh fwqg8wNo5+TTJsLGFSYIsWLHEdF3KhY2wnbXTkD/s2oCXuOqw3DxIlkcqRsJ8hiF1Skt XHMLzuEN9q1PcZrkzyJxDYCbAl89+rDOyL89hdE9t0tcGbxASssWWmLJt7VBHb4D06ZX sRCg== X-Forwarded-Encrypted: i=1; AJvYcCUWkXSB/Lc1FUaqtIEbqxKsReuSzTwPik5kDlX1kWSDRY5Ei2UFLickvz4SWDPqUTTMUWy0CJw+A90v1mk=@vger.kernel.org X-Gm-Message-State: AOJu0YytifV/Vpc4g8ECtgROhKI/hPcjVAiGj0QokYamJDRwS0CwIh1K C615QHlLsCu6NYSPo/24ljm8yz1fdg333qPDrwOsLtmglxGxeNDiVFUvkcbcwJtAoR1xrpj2/p4 dqPmGXoTjhMW0vpAb0idfzYCuRotM09o0vQ5Zyr/E7V3Y1r8lx5jujZs2Z4dEJ0/cbe0= X-Gm-Gg: ATEYQzztNAd+rLifnDxJQq+9L1aAcGqucnFhd3Lf/raFoB/4bGYCqUsjAcxniqu09Yd yuJCYfBFqD/zZSpNqlKFFHCTeu5jh6FlGf8xhyhmLb6wT0jKr1rm+pdjlcwOuUkcH8Zq+8SkFT6 ABpBwFl3vBBvYStkWYqbiQD24cCkgCjAbGE4Kq+qS/cIJR2dKyoW0nHAQGlPp390/tGs+fTSngx WWZWFrt1pULMRgyI/x79LrROqw0i7Y+dpz1s2mQL4RyBy9fGkBN9fEVrbC9t2pXyxIlcM5g2mlR 5UjlRLVBPqePVXCge16vQ3DkBW5dllLwXxs1sN8t9jqkAhGcEHbstxJKrrxJWaXgABqQS7Q0dHu C34REmgn/Xg3dTCVIoiB5LvH7TXvsa5djf4G5Ub8nM1zFQtgtsg== X-Received: by 2002:a05:620a:1a0d:b0:8cb:b062:c2e5 with SMTP id af79cd13be357-8cbc1123e58mr247090285a.27.1772116591388; Thu, 26 Feb 2026 06:36:31 -0800 (PST) X-Received: by 2002:a05:620a:1a0d:b0:8cb:b062:c2e5 with SMTP id af79cd13be357-8cbc1123e58mr247086485a.27.1772116590928; Thu, 26 Feb 2026 06:36:30 -0800 (PST) Received: from brgl-qcom.home ([2a01:cb1d:dc:7e00:28bf:600e:c628:6c42]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4398fefa3f8sm11363834f8f.36.2026.02.26.06.36.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Feb 2026 06:36:30 -0800 (PST) From: Bartosz Golaszewski To: Catalin Marinas , Will Deacon , Krzysztof Kozlowski , Arnd Bergmann , Conor Dooley , Nicolas Ferre , Claudiu Beznea Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, brgl@kernel.org, Bartosz Golaszewski Subject: [PATCH] arm64: Kconfig: provide a top-level switch for Microchip platforms Date: Thu, 26 Feb 2026 15:36:15 +0100 Message-ID: <20260226143615.65788-1-bartosz.golaszewski@oss.qualcomm.com> X-Mailer: git-send-email 2.47.3 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjI2MDEzMSBTYWx0ZWRfX6Vfm5uNB1EyF sgljURHNxBt7BoXcQloL/34UblagU/dTSl8CKTQ49yyoHLZziDcA0hu0GjY8zhY+6XLL6qm9pWi XUCijqEGb5Lw+6hehYb1AeN2GGmA8bIPJViX5uJOdyi1t3EQ/JzeeM1aVaEajE6TouzW/K3KcSP 0YVMjDUX9eZHdlBr1Y067nRLjOkQKlJaqHOGNRDpD0QPOy0iFac9rNtIs4WyIahSvpxBnVx+Ia8 sz1QprTg264tzOKm+oXYlfWg1EXcGs4aepz3jrhv8sG/PwN5vAY9Zan6AD7DtsuICdEimhh24Jh NOWIudsGbC/Se0ZZQ6+rkmnWtdEEVy4waWAad+Fg0j8eInF/BR1W6moIa2ziDcQX/NM7Barlj5R sHCzx1IfFCA/A4kaEiZM/sjHfADmkQpT5DMGeG7UrXRThd4vAWTDgpPhmn495gELfMKHvUXnm/q wQTDeoxwiwJ3cGqHBQg== X-Authority-Analysis: v=2.4 cv=O780fR9W c=1 sm=1 tr=0 ts=69a05a72 cx=c_pps a=hnmNkyzTK/kJ09Xio7VxxA==:117 a=xqWC_Br6kY4A:10 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=jaURUl8ezSVfe5JvYb4A:9 a=PEH46H7Ffwr30OY-TuGO:22 X-Proofpoint-ORIG-GUID: k4Bf0JauMghPoTLc0r04Dyc9xj4F6BVU X-Proofpoint-GUID: k4Bf0JauMghPoTLc0r04Dyc9xj4F6BVU X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-26_01,2026-02-26_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 phishscore=0 adultscore=0 spamscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 bulkscore=0 impostorscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2602260131 Content-Type: text/plain; charset="utf-8" Microchip is the only platform that doesn't have a top-level switch for disabling all SoC families. Align it with other platforms and update the arm64 defconfig to keep the default config the same. Signed-off-by: Bartosz Golaszewski Reviewed-by: Krzysztof Kozlowski --- arch/arm64/Kconfig.platforms | 10 ++++------ arch/arm64/configs/defconfig | 1 + 2 files changed, 5 insertions(+), 6 deletions(-) diff --git a/arch/arm64/Kconfig.platforms b/arch/arm64/Kconfig.platforms index 54eb1d7fd419b..72c812e76b0b1 100644 --- a/arch/arm64/Kconfig.platforms +++ b/arch/arm64/Kconfig.platforms @@ -188,16 +188,15 @@ config ARCH_MESON This enables support for the arm64 based Amlogic SoCs such as the s905, S905X/D, S912, A113X/D or S905X/D2 =20 -menu "Microchip SoC support" +menuconfig ARCH_MICROCHIP + bool "Microchip SoC support" =20 -config ARCH_MICROCHIP - bool +if ARCH_MICROCHIP =20 config ARCH_LAN969X bool "Microchip LAN969X SoC family" select PINCTRL select DW_APB_TIMER_OF - select ARCH_MICROCHIP help This enables support for the Microchip LAN969X ARMv8-based SoC family of TSN-capable gigabit switches. @@ -212,7 +211,6 @@ config ARCH_SPARX5 bool "Microchip Sparx5 SoC family" select PINCTRL select DW_APB_TIMER_OF - select ARCH_MICROCHIP help This enables support for the Microchip Sparx5 ARMv8-based SoC family of TSN-capable gigabit switches. @@ -223,7 +221,7 @@ config ARCH_SPARX5 security through TCAM-based frame processing using versatile content aware processor (VCAP). =20 -endmenu +endif =20 config ARCH_MMP bool "Marvell MMP SoC Family" diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index d1e894b988f99..580b7ab2ea05f 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -57,6 +57,7 @@ CONFIG_ARCH_HISI=3Dy CONFIG_ARCH_KEEMBAY=3Dy CONFIG_ARCH_MEDIATEK=3Dy CONFIG_ARCH_MESON=3Dy +CONFIG_ARCH_MICROCHIP=3Dy CONFIG_ARCH_MVEBU=3Dy CONFIG_ARCH_NXP=3Dy CONFIG_ARCH_LAYERSCAPE=3Dy --=20 2.47.3