From nobody Tue Apr 7 15:28:51 2026 Received: from CH5PR02CU005.outbound.protection.outlook.com (mail-northcentralusazon11012038.outbound.protection.outlook.com [40.107.200.38]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D7D083128AF; Thu, 26 Feb 2026 13:11:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.200.38 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772111490; cv=fail; b=G4/m+gBBP4owe4TdeeVgx6rMZU3GAYE75h2Pwkl0XaV7cOj0HxVHVfvbDs72cyZDrVx1qhZu9Vb564JmZiznnUQrL0NqSSmuTMFtcZ2kVrazalzQQZM41v1X+boEJ6MLn9qZZ8EBwR8u4t0h6V6xIOAydUeWm5HGRedx6gBP0Qk= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772111490; c=relaxed/simple; bh=aJfZwVvxEE8P6qePdq454Ig8KZpjT6OJ7/RW+13IhF8=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=J3HTcBO+6Wb/7Oe/NcL++GyzscpxeTyhFnoagskQeFp8QtnEqQGi9F4Sq4AjyeDSzchC0CQXWkkykXzlN/32nGVU4xz8DcQ6uosWIxyjd2v4yVyY5sVdEsl+cs3NgEbrN1Mn3o8uKGRtVwe6CkdYJMRzsN/taWGupCe1YVTnM8g= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=Ji1234l9; arc=fail smtp.client-ip=40.107.200.38 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="Ji1234l9" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=JYNldA22732DPT+iwFgrx1MzmI6a4cP1ZiymX5wR5fbOi1af5OLfBlEVXQBavgOsHg56Jglw1nJm4hZr5v+J8EF8dhtI4CofBkdV55ggXX8vYqoKFfZuBlk5gwNrqdeGip2/wa97mOCadshWEWjy6rW4ONivqmNsb5RY56Q5b0VTR/jmYFvJDPyAuJO0J9KGvOdC+Lj9srvySRnUr45nZxL+/qx4DYqesn5Dpfjbt9ckHEHB5KoL82m0xvRMQuPaZWP63djegG5N5qhd4hNBV5Snlfwa2ppiiLhyLzHZwMRfHd+tPfJt0W5rJffe6c7huXEvV56kWc7meTaIPqNqSQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=wdb3+K7MCF8pbOUDtc1fsHuNVq1QrP2VEO223wQehVc=; b=sxtx8Ui1mDHSskLEseDHaizV0dz0kclaBzcEO6po+A7AM0riDwVKRU2CAJauKXgF9SM6g+Ei6wVHgFo4mbuVcr5QLqYZ+LtWNZpBy7vo0pLI/k6yl22P9pvwakZ/xFg/y4yVjI0HuEmOo24wCuQTrYNQ27rPBrh9lry1KcVExHIXi6jJ98qkn2Qp3P5ITXiRiF/vD0QqSjNOQhKrG3GHoB9VuK5VfkFEDHJUsiG+1wtypN77PT2PYhMACa2Kpqf0581PcOGTcBoKBN8/KVufWKq3+BXJZpyqiBuXP0srxZhfNt0C7HeiMUnpiN3oGpPNLm9ptbIPcjvt7L5DrQs3Fw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 198.47.21.194) smtp.rcpttodomain=gondor.apana.org.au smtp.mailfrom=ti.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=ti.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=wdb3+K7MCF8pbOUDtc1fsHuNVq1QrP2VEO223wQehVc=; b=Ji1234l9r9cuH68HxKVdZ971OPxiwq54ULXV+oT5pR8SiAkEk5Pl5nJS8zjo+mi+xAfeMCrUmBoeVt68zROWZp6137rFawwFBGbumEHIR0yZQ33c6CgnlBpsnqBSQZcgYUCHwa4NYXCjkVE4B2kFVnc6+taT24l62blQwa0KSL0= Received: from BY3PR05CA0034.namprd05.prod.outlook.com (2603:10b6:a03:39b::9) by LV3PR10MB8105.namprd10.prod.outlook.com (2603:10b6:408:28d::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9654.14; Thu, 26 Feb 2026 13:11:23 +0000 Received: from SJ1PEPF000023D7.namprd21.prod.outlook.com (2603:10b6:a03:39b:cafe::fb) by BY3PR05CA0034.outlook.office365.com (2603:10b6:a03:39b::9) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9654.15 via Frontend Transport; Thu, 26 Feb 2026 13:11:22 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 198.47.21.194) smtp.mailfrom=ti.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=ti.com; Received-SPF: Pass (protection.outlook.com: domain of ti.com designates 198.47.21.194 as permitted sender) receiver=protection.outlook.com; client-ip=198.47.21.194; helo=flwvzet200.ext.ti.com; pr=C Received: from flwvzet200.ext.ti.com (198.47.21.194) by SJ1PEPF000023D7.mail.protection.outlook.com (10.167.244.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9654.0 via Frontend Transport; Thu, 26 Feb 2026 13:11:21 +0000 Received: from DFLE209.ent.ti.com (10.64.6.67) by flwvzet200.ext.ti.com (10.248.192.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 26 Feb 2026 07:11:20 -0600 Received: from DFLE206.ent.ti.com (10.64.6.64) by DFLE209.ent.ti.com (10.64.6.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 26 Feb 2026 07:11:20 -0600 Received: from lelvem-mr05.itg.ti.com (10.180.75.9) by DFLE206.ent.ti.com (10.64.6.64) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Thu, 26 Feb 2026 07:11:20 -0600 Received: from pratham-Workstation-PC (pratham-workstation-pc.dhcp.ti.com [10.24.69.191]) by lelvem-mr05.itg.ti.com (8.18.1/8.18.1) with ESMTP id 61QDBJci2405027; Thu, 26 Feb 2026 07:11:19 -0600 From: T Pratham To: T Pratham , Herbert Xu , "David S. Miller" CC: Manorit Chawdhry , Kamlesh Gurudasani , Shiva Tripathi , Kavitha Malarvizhi , Vishal Mahaveer , Praneeth Bajjuri , , Subject: [PATCH v3 1/3] crypto: ti - Add support for SHA224/256/384/512 in DTHEv2 driver Date: Thu, 26 Feb 2026 18:41:01 +0530 Message-ID: <20260226131103.3560884-2-t-pratham@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260226131103.3560884-1-t-pratham@ti.com> References: <20260226131103.3560884-1-t-pratham@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ1PEPF000023D7:EE_|LV3PR10MB8105:EE_ X-MS-Office365-Filtering-Correlation-Id: 8c24fe3f-1bd5-461f-0c29-08de75388949 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|34020700016|376014|36860700013|1800799024|82310400026|7142099003; X-Microsoft-Antispam-Message-Info: ZHA2q77JFgvJa/SgDZAOSefRcu+fl8hLme+kzek8dC/yGcmpxvjg8vgkJljLDYXChR89Kzv5uOEYBY8of1yr1nbHvnrrHPTS2FfbYfU1xtd6c0fZEdj0+MB7FVRmUo8JdOI4rdMjXmpI/37LPxJghal98iTrRk5flvHPBHKom1S188OKq4t2z3Uy7QuLLnMwU6RbNd2ScJqjBrGOgJq6ZeoHAwH8Q/MWJqcpfPextcyfkjA0TUV6GoLsbFj85xadpPGfElGA1Om+QS39S0vuhYtEcN6KAUJN7TG/gXxuIW+rp457d1ob4MR3gwrPVetR5JaC8uiJS42v9bLhJpi8jD/83A8rX3k7GBfq5yXudyrhu6pxFTOMXEA1a8nTABBVSns2HSkjWW/t3gUMb9tBFINONIKs/ffEVls0QO4X8Us9vIZL/2tjcjTs7LeuIEhbnJf5DaBc/j/DEuTOAlCD+KWr2jYqSRJX86jyB/CQyFqOpN9XaHgYrZM273wGImnPcCqbTXtRULCRomesaq09YBdNlUJGwBuu3tkcyIXvDVDdYnK32QDAckbL54/ZPjjgx294mnlWTkBhje5NGUU/7cLpAtxOs5ZoiLTb8Y51US4I1K4vY7hmwixOzyT4CI/HPya/1norXf4Ufm+7lJK9S17AXMgF/AMZA7iWnayk5JwWQe5jzAiQPrtdBsmAXUQALf5L6lBf6NqPCv1alb5VeusmOS7Y8PW33chEaqpCiG6PMMwRTbhCZmRDsPFQjmPBeRlBy/iplXB0DPURmXDqog== X-Forefront-Antispam-Report: CIP:198.47.21.194;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:flwvzet200.ext.ti.com;PTR:ErrorRetry;CAT:NONE;SFS:(13230040)(34020700016)(376014)(36860700013)(1800799024)(82310400026)(7142099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 1HTn6CKWCa9zPqHuFbzekmUbzq3oEqy+W+bj3LKTcPPAj5D3U5zrVpfwXzp1h/j0IUH0E5tvkdkIwjgw2JpEYod4cr7cxhQNPurbz8oANDFrDnxNpr23/dXHALyp8xGpR6+0nRjbusyXSHSI01w6ZDrYLkj8YGPnufkldG23cD3fjHeBWSdEP50sZMQpBrQRjyCI/UuJS303D07QCTDy3hR/lbJBlx7ZiwrZpXCO7lPF4ENWmPul3x3s/uAw6vfqrGLGV8dqhbV49n73eEYYvLqYqFtsrUpSQYVjAa7CpLBETWEfPGLJ+lz6Oj60O9mHEKPFOBB7LdB9RLg3v9c1OhjVSz8fitDhJ+NkWwNIblkbDfW/tlbW1OLaDKLuXeBLAOEVQEmtN4NNjM0EGlf8SBHZdz/lt5JxRVyewcKvd9rgHEHxrsJWx8oonjCaZ0a9 X-OriginatorOrg: ti.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Feb 2026 13:11:21.3335 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 8c24fe3f-1bd5-461f-0c29-08de75388949 X-MS-Exchange-CrossTenant-Id: e5b49634-450b-4709-8abb-1e2b19b982b7 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=e5b49634-450b-4709-8abb-1e2b19b982b7;Ip=[198.47.21.194];Helo=[flwvzet200.ext.ti.com] X-MS-Exchange-CrossTenant-AuthSource: SJ1PEPF000023D7.namprd21.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV3PR10MB8105 Content-Type: text/plain; charset="utf-8" Add support for SHA224, SHA256, SHA384, SHA512 algorithms in the Hashing Engine of the DTHEv2 hardware cryptographic engine. Signed-off-by: T Pratham --- drivers/crypto/ti/Kconfig | 2 + drivers/crypto/ti/Makefile | 2 +- drivers/crypto/ti/dthev2-aes.c | 6 +- drivers/crypto/ti/dthev2-common.c | 43 ++- drivers/crypto/ti/dthev2-common.h | 47 ++- drivers/crypto/ti/dthev2-hash.c | 591 ++++++++++++++++++++++++++++++ 6 files changed, 677 insertions(+), 14 deletions(-) create mode 100644 drivers/crypto/ti/dthev2-hash.c diff --git a/drivers/crypto/ti/Kconfig b/drivers/crypto/ti/Kconfig index 1a3a571ac8cef..90af2c7cb1c55 100644 --- a/drivers/crypto/ti/Kconfig +++ b/drivers/crypto/ti/Kconfig @@ -10,6 +10,8 @@ config CRYPTO_DEV_TI_DTHEV2 select CRYPTO_XTS select CRYPTO_GCM select CRYPTO_CCM + select CRYPTO_SHA256 + select CRYPTO_SHA512 select SG_SPLIT help This enables support for the TI DTHE V2 hw cryptography engine diff --git a/drivers/crypto/ti/Makefile b/drivers/crypto/ti/Makefile index b883078f203d7..a90bc97a52321 100644 --- a/drivers/crypto/ti/Makefile +++ b/drivers/crypto/ti/Makefile @@ -1,3 +1,3 @@ # SPDX-License-Identifier: GPL-2.0-only obj-$(CONFIG_CRYPTO_DEV_TI_DTHEV2) +=3D dthev2.o -dthev2-objs :=3D dthev2-common.o dthev2-aes.o +dthev2-objs :=3D dthev2-common.o dthev2-aes.o dthev2-hash.o diff --git a/drivers/crypto/ti/dthev2-aes.c b/drivers/crypto/ti/dthev2-aes.c index d00ccefd0a493..60cac24409c5c 100644 --- a/drivers/crypto/ti/dthev2-aes.c +++ b/drivers/crypto/ti/dthev2-aes.c @@ -512,7 +512,7 @@ static int dthe_aes_run(struct crypto_engine *engine, v= oid *areq) } =20 local_bh_disable(); - crypto_finalize_skcipher_request(dev_data->engine, req, ret); + crypto_finalize_skcipher_request(engine, req, ret); local_bh_enable(); return 0; } @@ -547,7 +547,7 @@ static int dthe_aes_crypt(struct skcipher_request *req) return 0; } =20 - engine =3D dev_data->engine; + engine =3D dev_data->aes_engine; return crypto_transfer_skcipher_request_to_engine(engine, req); } =20 @@ -1167,7 +1167,7 @@ static int dthe_aead_crypt(struct aead_request *req) (ctx->aes_mode =3D=3D DTHE_AES_CCM && !is_zero_ctr)) return dthe_aead_do_fallback(req); =20 - engine =3D dev_data->engine; + engine =3D dev_data->aes_engine; return crypto_transfer_aead_request_to_engine(engine, req); } =20 diff --git a/drivers/crypto/ti/dthev2-common.c b/drivers/crypto/ti/dthev2-c= ommon.c index a2ad79bec105a..88d0ccd5d0227 100644 --- a/drivers/crypto/ti/dthev2-common.c +++ b/drivers/crypto/ti/dthev2-common.c @@ -96,6 +96,11 @@ static int dthe_dma_init(struct dthe_data *dev_data) goto err_dma_sha_tx; } =20 + /* + * Do AES Rx and Tx channel config here because it is invariant of AES mo= de + * SHA Tx channel config is done before DMA transfer depending on hashing= algorithm + */ + memzero_explicit(&cfg, sizeof(cfg)); =20 cfg.src_addr_width =3D DMA_SLAVE_BUSWIDTH_4_BYTES; @@ -130,11 +135,21 @@ static int dthe_dma_init(struct dthe_data *dev_data) =20 static int dthe_register_algs(void) { - return dthe_register_aes_algs(); + int ret =3D 0; + + ret =3D dthe_register_hash_algs(); + if (ret) + return ret; + ret =3D dthe_register_aes_algs(); + if (ret) + dthe_unregister_hash_algs(); + + return ret; } =20 static void dthe_unregister_algs(void) { + dthe_unregister_hash_algs(); dthe_unregister_aes_algs(); } =20 @@ -163,15 +178,26 @@ static int dthe_probe(struct platform_device *pdev) if (ret) goto probe_dma_err; =20 - dev_data->engine =3D crypto_engine_alloc_init(dev, 1); - if (!dev_data->engine) { + dev_data->aes_engine =3D crypto_engine_alloc_init(dev, 1); + if (!dev_data->aes_engine) { ret =3D -ENOMEM; goto probe_engine_err; } + dev_data->hash_engine =3D crypto_engine_alloc_init(dev, 1); + if (!dev_data->hash_engine) { + ret =3D -ENOMEM; + goto probe_hash_engine_err; + } + + ret =3D crypto_engine_start(dev_data->aes_engine); + if (ret) { + dev_err(dev, "Failed to start crypto engine for AES\n"); + goto probe_engine_start_err; + } =20 - ret =3D crypto_engine_start(dev_data->engine); + ret =3D crypto_engine_start(dev_data->hash_engine); if (ret) { - dev_err(dev, "Failed to start crypto engine\n"); + dev_err(dev, "Failed to start crypto engine for hash\n"); goto probe_engine_start_err; } =20 @@ -184,7 +210,9 @@ static int dthe_probe(struct platform_device *pdev) return 0; =20 probe_engine_start_err: - crypto_engine_exit(dev_data->engine); + crypto_engine_exit(dev_data->hash_engine); +probe_hash_engine_err: + crypto_engine_exit(dev_data->aes_engine); probe_engine_err: dma_release_channel(dev_data->dma_aes_rx); dma_release_channel(dev_data->dma_aes_tx); @@ -207,7 +235,8 @@ static void dthe_remove(struct platform_device *pdev) =20 dthe_unregister_algs(); =20 - crypto_engine_exit(dev_data->engine); + crypto_engine_exit(dev_data->aes_engine); + crypto_engine_exit(dev_data->hash_engine); =20 dma_release_channel(dev_data->dma_aes_rx); dma_release_channel(dev_data->dma_aes_tx); diff --git a/drivers/crypto/ti/dthev2-common.h b/drivers/crypto/ti/dthev2-c= ommon.h index d4a3b9c18bbc1..bfe7f2de4415c 100644 --- a/drivers/crypto/ti/dthev2-common.h +++ b/drivers/crypto/ti/dthev2-common.h @@ -17,6 +17,7 @@ #include #include #include +#include =20 #include #include @@ -33,6 +34,16 @@ */ #define DTHE_MAX_KEYSIZE (AES_MAX_KEY_SIZE * 2) =20 +enum dthe_hash_alg_sel { + DTHE_HASH_MD5 =3D 0, + DTHE_HASH_SHA1 =3D BIT(1), + DTHE_HASH_SHA224 =3D BIT(2), + DTHE_HASH_SHA256 =3D BIT(1) | BIT(2), + DTHE_HASH_SHA384 =3D BIT(0), + DTHE_HASH_SHA512 =3D BIT(0) | BIT(1), + DTHE_HASH_ERR =3D BIT(0) | BIT(1) | BIT(2), +}; + enum dthe_aes_mode { DTHE_AES_ECB =3D 0, DTHE_AES_CBC, @@ -49,7 +60,8 @@ enum dthe_aes_mode { * @dev: Device pointer * @regs: Base address of the register space * @list: list node for dev - * @engine: Crypto engine instance + * @aes_engine: Crypto engine instance for AES Engine + * @hash_engine: Crypto engine instance for Hashing Engine * @dma_aes_rx: AES Rx DMA Channel * @dma_aes_tx: AES Tx DMA Channel * @dma_sha_tx: SHA Tx DMA Channel @@ -58,7 +70,8 @@ struct dthe_data { struct device *dev; void __iomem *regs; struct list_head list; - struct crypto_engine *engine; + struct crypto_engine *aes_engine; + struct crypto_engine *hash_engine; =20 struct dma_chan *dma_aes_rx; struct dma_chan *dma_aes_tx; @@ -83,6 +96,8 @@ struct dthe_list { * @authsize: Authentication size for modes with authentication * @key: AES key * @aes_mode: AES mode + * @hash_mode: Hashing Engine mode + * @phash_size: partial hash size of the hash algorithm selected * @aead_fb: Fallback crypto aead handle * @skcipher_fb: Fallback crypto skcipher handle for AES-XTS mode */ @@ -91,7 +106,11 @@ struct dthe_tfm_ctx { unsigned int keylen; unsigned int authsize; u32 key[DTHE_MAX_KEYSIZE / sizeof(u32)]; - enum dthe_aes_mode aes_mode; + union { + enum dthe_aes_mode aes_mode; + enum dthe_hash_alg_sel hash_mode; + }; + unsigned int phash_size; union { struct crypto_sync_aead *aead_fb; struct crypto_sync_skcipher *skcipher_fb; @@ -110,6 +129,25 @@ struct dthe_aes_req_ctx { struct completion aes_compl; }; =20 +/** + * struct dthe_hash_req_ctx - Hashing engine ctx struct + * @phash: buffer to store a partial hash from a previous operation + * @digestcnt: stores the digest count from a previous operation; currentl= y hardware only provides + * a single 32-bit value even for SHA384/512 + * @phash_available: flag indicating if a partial hash from a previous ope= ration is available + * @flags: flags for internal use + * @padding: padding buffer for handling unaligned data + * @hash_compl: Completion variable for use in manual completion in case o= f DMA callback failure + */ +struct dthe_hash_req_ctx { + u32 phash[SHA512_DIGEST_SIZE / sizeof(u32)]; + u64 digestcnt[2]; + u8 phash_available; + u8 flags; + u8 padding[SHA512_BLOCK_SIZE]; + struct completion hash_compl; +}; + /* Struct definitions end */ =20 struct dthe_data *dthe_get_dev(struct dthe_tfm_ctx *ctx); @@ -131,4 +169,7 @@ struct scatterlist *dthe_copy_sg(struct scatterlist *ds= t, int dthe_register_aes_algs(void); void dthe_unregister_aes_algs(void); =20 +int dthe_register_hash_algs(void); +void dthe_unregister_hash_algs(void); + #endif diff --git a/drivers/crypto/ti/dthev2-hash.c b/drivers/crypto/ti/dthev2-has= h.c new file mode 100644 index 0000000000000..b1394262bf630 --- /dev/null +++ b/drivers/crypto/ti/dthev2-hash.c @@ -0,0 +1,591 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * K3 DTHE V2 crypto accelerator driver + * + * Copyright (C) Texas Instruments 2025 - https://www.ti.com + * Author: T Pratham + */ + +#include +#include +#include +#include + +#include "dthev2-common.h" + +#include +#include +#include +#include +#include + +/* Registers */ + +#define DTHE_P_HASH_BASE 0x5000 +#define DTHE_P_HASH512_IDIGEST_A 0x0240 +#define DTHE_P_HASH512_DIGEST_COUNT 0x0280 +#define DTHE_P_HASH512_MODE 0x0284 +#define DTHE_P_HASH512_LENGTH 0x0288 +#define DTHE_P_HASH512_DATA_IN_START 0x0080 +#define DTHE_P_HASH512_DATA_IN_END 0x00FC + +#define DTHE_P_HASH_SYSCONFIG 0x0110 +#define DTHE_P_HASH_IRQSTATUS 0x0118 +#define DTHE_P_HASH_IRQENABLE 0x011C + +/* Register write values and macros */ +#define DTHE_HASH_SYSCONFIG_INT_EN BIT(2) +#define DTHE_HASH_SYSCONFIG_DMA_EN BIT(3) +#define DTHE_HASH_IRQENABLE_EN_ALL GENMASK(3, 0) +#define DTHE_HASH_IRQSTATUS_OP_READY BIT(0) +#define DTHE_HASH_IRQSTATUS_IP_READY BIT(1) +#define DTHE_HASH_IRQSTATUS_PH_READY BIT(2) +#define DTHE_HASH_IRQSTATUS_CTX_READY BIT(3) + +#define DTHE_HASH_MODE_USE_ALG_CONST BIT(3) +#define DTHE_HASH_MODE_CLOSE_HASH BIT(4) + +enum dthe_hash_op { + DTHE_HASH_OP_UPDATE =3D 0, + DTHE_HASH_OP_FINUP, +}; + +static void dthe_hash_write_zero_message(enum dthe_hash_alg_sel mode, void= *dst) +{ + switch (mode) { + case DTHE_HASH_SHA512: + memcpy(dst, sha512_zero_message_hash, SHA512_DIGEST_SIZE); + break; + case DTHE_HASH_SHA384: + memcpy(dst, sha384_zero_message_hash, SHA384_DIGEST_SIZE); + break; + case DTHE_HASH_SHA256: + memcpy(dst, sha256_zero_message_hash, SHA256_DIGEST_SIZE); + break; + case DTHE_HASH_SHA224: + memcpy(dst, sha224_zero_message_hash, SHA224_DIGEST_SIZE); + break; + default: + break; + } +} + +static enum dthe_hash_alg_sel dthe_hash_get_hash_mode(struct crypto_ahash = *tfm) +{ + unsigned int ds =3D crypto_ahash_digestsize(tfm); + enum dthe_hash_alg_sel hash_mode; + + /* + * Currently, all hash algorithms supported by DTHEv2 have unique digest = sizes. + * So we can do this. Otherwise, we would have to get the algorithm from = the + * alg_name and do a strcmp. + */ + switch (ds) { + case SHA512_DIGEST_SIZE: + hash_mode =3D DTHE_HASH_SHA512; + break; + case SHA384_DIGEST_SIZE: + hash_mode =3D DTHE_HASH_SHA384; + break; + case SHA256_DIGEST_SIZE: + hash_mode =3D DTHE_HASH_SHA256; + break; + case SHA224_DIGEST_SIZE: + hash_mode =3D DTHE_HASH_SHA224; + break; + default: + hash_mode =3D DTHE_HASH_ERR; + break; + } + + return hash_mode; +} + +static unsigned int dthe_hash_get_phash_size(struct dthe_tfm_ctx *ctx) +{ + unsigned int phash_size =3D 0; + + switch (ctx->hash_mode) { + case DTHE_HASH_SHA512: + case DTHE_HASH_SHA384: + phash_size =3D SHA512_DIGEST_SIZE; + break; + case DTHE_HASH_SHA256: + case DTHE_HASH_SHA224: + phash_size =3D SHA256_DIGEST_SIZE; + break; + default: + break; + } + + return phash_size; +} + +static int dthe_hash_init_tfm(struct crypto_ahash *tfm) +{ + struct dthe_tfm_ctx *ctx =3D crypto_ahash_ctx(tfm); + struct dthe_data *dev_data =3D dthe_get_dev(ctx); + + if (!dev_data) + return -ENODEV; + + ctx->dev_data =3D dev_data; + + ctx->hash_mode =3D dthe_hash_get_hash_mode(tfm); + if (ctx->hash_mode =3D=3D DTHE_HASH_ERR) + return -EINVAL; + + ctx->phash_size =3D dthe_hash_get_phash_size(ctx); + + return 0; +} + +static int dthe_hash_config_dma_chan(struct dma_chan *chan, struct crypto_= ahash *tfm) +{ + struct dma_slave_config cfg; + int bs =3D crypto_ahash_blocksize(tfm); + + memzero_explicit(&cfg, sizeof(cfg)); + + cfg.dst_addr_width =3D DMA_SLAVE_BUSWIDTH_4_BYTES; + cfg.dst_maxburst =3D bs / 4; + + return dmaengine_slave_config(chan, &cfg); +} + +static void dthe_hash_dma_in_callback(void *data) +{ + struct ahash_request *req =3D (struct ahash_request *)data; + struct dthe_hash_req_ctx *rctx =3D ahash_request_ctx(req); + + complete(&rctx->hash_compl); +} + +static int dthe_hash_dma_start(struct ahash_request *req, struct scatterli= st *src, + int src_nents, size_t len) +{ + struct crypto_ahash *tfm =3D crypto_ahash_reqtfm(req); + struct dthe_tfm_ctx *ctx =3D crypto_ahash_ctx(tfm); + struct dthe_hash_req_ctx *rctx =3D ahash_request_ctx(req); + struct dthe_data *dev_data =3D dthe_get_dev(ctx); + struct device *tx_dev; + struct dma_async_tx_descriptor *desc_out; + int mapped_nents; + enum dma_data_direction src_dir =3D DMA_TO_DEVICE; + u32 hash_mode; + int ds =3D crypto_ahash_digestsize(tfm); + int ret =3D 0; + u32 *dst; + u32 dst_len; + void __iomem *sha_base_reg =3D dev_data->regs + DTHE_P_HASH_BASE; + + u32 hash_sysconfig_val =3D DTHE_HASH_SYSCONFIG_INT_EN | DTHE_HASH_SYSCONF= IG_DMA_EN; + u32 hash_irqenable_val =3D DTHE_HASH_IRQENABLE_EN_ALL; + + writel_relaxed(hash_sysconfig_val, sha_base_reg + DTHE_P_HASH_SYSCONFIG); + writel_relaxed(hash_irqenable_val, sha_base_reg + DTHE_P_HASH_IRQENABLE); + + /* Config SHA DMA channel as per SHA mode */ + ret =3D dthe_hash_config_dma_chan(dev_data->dma_sha_tx, tfm); + if (ret) { + dev_err(dev_data->dev, "Can't configure sha_tx dmaengine slave: %d\n", r= et); + goto hash_err; + } + + tx_dev =3D dmaengine_get_dma_device(dev_data->dma_sha_tx); + if (!tx_dev) { + ret =3D -ENODEV; + goto hash_err; + } + + mapped_nents =3D dma_map_sg(tx_dev, src, src_nents, src_dir); + if (mapped_nents =3D=3D 0) { + ret =3D -EINVAL; + goto hash_err; + } + + desc_out =3D dmaengine_prep_slave_sg(dev_data->dma_sha_tx, src, mapped_ne= nts, + DMA_MEM_TO_DEV, DMA_PREP_INTERRUPT | DMA_CTRL_ACK); + if (!desc_out) { + dev_err(dev_data->dev, "OUT prep_slave_sg() failed\n"); + ret =3D -EINVAL; + goto hash_prep_err; + } + + desc_out->callback =3D dthe_hash_dma_in_callback; + desc_out->callback_param =3D req; + + init_completion(&rctx->hash_compl); + + hash_mode =3D ctx->hash_mode; + + if (rctx->flags =3D=3D DTHE_HASH_OP_FINUP) + hash_mode |=3D DTHE_HASH_MODE_CLOSE_HASH; + + if (rctx->phash_available) { + for (int i =3D 0; i < ctx->phash_size / sizeof(u32); ++i) + writel_relaxed(rctx->phash[i], + sha_base_reg + + DTHE_P_HASH512_IDIGEST_A + + (DTHE_REG_SIZE * i)); + + writel_relaxed(rctx->digestcnt[0], + sha_base_reg + DTHE_P_HASH512_DIGEST_COUNT); + } else { + hash_mode |=3D DTHE_HASH_MODE_USE_ALG_CONST; + } + + writel_relaxed(hash_mode, sha_base_reg + DTHE_P_HASH512_MODE); + writel_relaxed(len, sha_base_reg + DTHE_P_HASH512_LENGTH); + + dmaengine_submit(desc_out); + + dma_async_issue_pending(dev_data->dma_sha_tx); + + ret =3D wait_for_completion_timeout(&rctx->hash_compl, + msecs_to_jiffies(DTHE_DMA_TIMEOUT_MS)); + if (!ret) { + dmaengine_terminate_sync(dev_data->dma_sha_tx); + ret =3D -ETIMEDOUT; + } else { + ret =3D 0; + } + + if (rctx->flags =3D=3D DTHE_HASH_OP_UPDATE) { + /* If coming from update, we need to read the phash and store it for fut= ure */ + dst =3D rctx->phash; + dst_len =3D ctx->phash_size / sizeof(u32); + } else { + /* If coming from finup or final, we need to read the final digest */ + dst =3D (u32 *)req->result; + dst_len =3D ds / sizeof(u32); + } + + for (int i =3D 0; i < dst_len; ++i) + dst[i] =3D readl_relaxed(sha_base_reg + + DTHE_P_HASH512_IDIGEST_A + + (DTHE_REG_SIZE * i)); + + rctx->digestcnt[0] =3D readl_relaxed(sha_base_reg + DTHE_P_HASH512_DIGEST= _COUNT); + rctx->phash_available =3D 1; + +hash_prep_err: + dma_unmap_sg(tx_dev, src, src_nents, src_dir); +hash_err: + return ret; +} + +static int dthe_hash_run(struct crypto_engine *engine, void *areq) +{ + struct ahash_request *req =3D container_of(areq, struct ahash_request, ba= se); + struct crypto_ahash *tfm =3D crypto_ahash_reqtfm(req); + struct dthe_hash_req_ctx *rctx =3D ahash_request_ctx(req); + + struct scatterlist *src, *sg; + int src_nents =3D 0; + unsigned int bs =3D crypto_ahash_blocksize(tfm); + unsigned int tot_len =3D req->nbytes; + unsigned int len_to_process; + unsigned int len_to_buffer; + unsigned int pad_len =3D 0; + u8 *pad_buf =3D rctx->padding; + int ret =3D 0; + + if (rctx->flags =3D=3D DTHE_HASH_OP_UPDATE) { + len_to_process =3D tot_len - (tot_len % bs); + len_to_buffer =3D tot_len % bs; + + if (len_to_process =3D=3D 0) { + ret =3D len_to_buffer; + goto hash_buf_all; + } + } else { + len_to_process =3D tot_len; + len_to_buffer =3D 0; + } + + src_nents =3D sg_nents_for_len(req->src, len_to_process); + + /* + * Certain DMA restrictions forced us to send data in multiples of BLOCK_= SIZE + * bytes. So, add a padding 0s at the end of src scatterlist if data is n= ot a + * multiple of block_size bytes (Can only happen in final or finup). The = extra + * data is ignored by the DTHE hardware. + */ + if (len_to_process % bs) { + pad_len =3D bs - (len_to_process % bs); + src_nents++; + } + + src =3D kcalloc(src_nents, sizeof(*src), GFP_KERNEL); + if (!src) { + ret =3D -ENOMEM; + goto hash_buf_all; + } + + sg_init_table(src, src_nents); + sg =3D dthe_copy_sg(src, req->src, len_to_process); + if (pad_len > 0) { + memset(pad_buf, 0, pad_len); + sg_set_buf(sg, pad_buf, pad_len); + } + + ret =3D dthe_hash_dma_start(req, src, src_nents, len_to_process); + if (!ret) + ret =3D len_to_buffer; + + kfree(src); + +hash_buf_all: + local_bh_disable(); + crypto_finalize_hash_request(engine, req, ret); + local_bh_enable(); + return 0; +} + +static int dthe_hash_init(struct ahash_request *req) +{ + struct dthe_hash_req_ctx *rctx =3D ahash_request_ctx(req); + + rctx->phash_available =3D 0; + rctx->digestcnt[0] =3D 0; + rctx->digestcnt[1] =3D 0; + + return 0; +} + +static int dthe_hash_update(struct ahash_request *req) +{ + struct crypto_ahash *tfm =3D crypto_ahash_reqtfm(req); + struct dthe_tfm_ctx *ctx =3D crypto_ahash_ctx(tfm); + struct dthe_hash_req_ctx *rctx =3D ahash_request_ctx(req); + struct dthe_data *dev_data =3D dthe_get_dev(ctx); + struct crypto_engine *engine =3D dev_data->hash_engine; + + if (req->nbytes =3D=3D 0) + return 0; + + rctx->flags =3D DTHE_HASH_OP_UPDATE; + + return crypto_transfer_hash_request_to_engine(engine, req); +} + +static int dthe_hash_final(struct ahash_request *req) +{ + struct crypto_ahash *tfm =3D crypto_ahash_reqtfm(req); + struct dthe_tfm_ctx *ctx =3D crypto_ahash_ctx(tfm); + struct dthe_hash_req_ctx *rctx =3D ahash_request_ctx(req); + struct dthe_data *dev_data =3D dthe_get_dev(ctx); + struct crypto_engine *engine =3D dev_data->hash_engine; + + /** + * We are always buffering data in update, except when nbytes =3D 0. + * So, either we get the buffered data here (nbytes > 0) or + * it is the case that we got zero message to begin with + */ + if (req->nbytes > 0) { + rctx->flags =3D DTHE_HASH_OP_FINUP; + + return crypto_transfer_hash_request_to_engine(engine, req); + } + + dthe_hash_write_zero_message(ctx->hash_mode, req->result); + + return 0; +} + +static int dthe_hash_finup(struct ahash_request *req) +{ + /* With AHASH_ALG_BLOCK_ONLY, final becomes same as finup. */ + return dthe_hash_final(req); +} + +static int dthe_hash_digest(struct ahash_request *req) +{ + dthe_hash_init(req); + return dthe_hash_finup(req); +} + +static int dthe_hash_export(struct ahash_request *req, void *out) +{ + struct dthe_hash_req_ctx *rctx =3D ahash_request_ctx(req); + struct crypto_ahash *tfm =3D crypto_ahash_reqtfm(req); + struct dthe_tfm_ctx *ctx =3D crypto_ahash_ctx(tfm); + union { + u8 *u8; + u64 *u64; + } p =3D { .u8 =3D out }; + + memcpy(out, rctx->phash, ctx->phash_size); + p.u8 +=3D ctx->phash_size; + put_unaligned(rctx->digestcnt[0], p.u64++); + if (ctx->phash_size >=3D SHA512_DIGEST_SIZE) + put_unaligned(rctx->digestcnt[1], p.u64++); + + return 0; +} + +static int dthe_hash_import(struct ahash_request *req, const void *in) +{ + struct dthe_hash_req_ctx *rctx =3D ahash_request_ctx(req); + struct crypto_ahash *tfm =3D crypto_ahash_reqtfm(req); + struct dthe_tfm_ctx *ctx =3D crypto_ahash_ctx(tfm); + union { + const u8 *u8; + const u64 *u64; + } p =3D { .u8 =3D in }; + + memcpy(rctx->phash, in, ctx->phash_size); + p.u8 +=3D ctx->phash_size; + rctx->digestcnt[0] =3D get_unaligned(p.u64++); + if (ctx->phash_size >=3D SHA512_DIGEST_SIZE) + rctx->digestcnt[1] =3D get_unaligned(p.u64++); + rctx->phash_available =3D ((rctx->digestcnt[0]) ? 1 : 0); + + return 0; +} + +static struct ahash_engine_alg hash_algs[] =3D { + { + .base.init_tfm =3D dthe_hash_init_tfm, + .base.init =3D dthe_hash_init, + .base.update =3D dthe_hash_update, + .base.final =3D dthe_hash_final, + .base.finup =3D dthe_hash_finup, + .base.digest =3D dthe_hash_digest, + .base.export =3D dthe_hash_export, + .base.import =3D dthe_hash_import, + .base.halg =3D { + .digestsize =3D SHA512_DIGEST_SIZE, + .statesize =3D sizeof(struct dthe_hash_req_ctx), + .base =3D { + .cra_name =3D "sha512", + .cra_driver_name =3D "sha512-dthev2", + .cra_priority =3D 299, + .cra_flags =3D CRYPTO_ALG_TYPE_AHASH | + CRYPTO_ALG_ASYNC | + CRYPTO_ALG_OPTIONAL_KEY | + CRYPTO_ALG_KERN_DRIVER_ONLY | + CRYPTO_ALG_ALLOCATES_MEMORY | + CRYPTO_AHASH_ALG_BLOCK_ONLY | + CRYPTO_AHASH_ALG_FINAL_NONZERO | + CRYPTO_AHASH_ALG_FINUP_MAX | + CRYPTO_AHASH_ALG_NO_EXPORT_CORE, + .cra_blocksize =3D SHA512_BLOCK_SIZE, + .cra_ctxsize =3D sizeof(struct dthe_tfm_ctx), + .cra_reqsize =3D sizeof(struct dthe_hash_req_ctx), + .cra_module =3D THIS_MODULE, + } + }, + .op.do_one_request =3D dthe_hash_run, + }, + { + .base.init_tfm =3D dthe_hash_init_tfm, + .base.init =3D dthe_hash_init, + .base.update =3D dthe_hash_update, + .base.final =3D dthe_hash_final, + .base.finup =3D dthe_hash_finup, + .base.digest =3D dthe_hash_digest, + .base.export =3D dthe_hash_export, + .base.import =3D dthe_hash_import, + .base.halg =3D { + .digestsize =3D SHA384_DIGEST_SIZE, + .statesize =3D sizeof(struct dthe_hash_req_ctx), + .base =3D { + .cra_name =3D "sha384", + .cra_driver_name =3D "sha384-dthev2", + .cra_priority =3D 299, + .cra_flags =3D CRYPTO_ALG_TYPE_AHASH | + CRYPTO_ALG_ASYNC | + CRYPTO_ALG_OPTIONAL_KEY | + CRYPTO_ALG_KERN_DRIVER_ONLY | + CRYPTO_ALG_ALLOCATES_MEMORY | + CRYPTO_AHASH_ALG_BLOCK_ONLY | + CRYPTO_AHASH_ALG_FINAL_NONZERO | + CRYPTO_AHASH_ALG_FINUP_MAX | + CRYPTO_AHASH_ALG_NO_EXPORT_CORE, + .cra_blocksize =3D SHA384_BLOCK_SIZE, + .cra_ctxsize =3D sizeof(struct dthe_tfm_ctx), + .cra_reqsize =3D sizeof(struct dthe_hash_req_ctx), + .cra_module =3D THIS_MODULE, + } + }, + .op.do_one_request =3D dthe_hash_run, + }, + { + .base.init_tfm =3D dthe_hash_init_tfm, + .base.init =3D dthe_hash_init, + .base.update =3D dthe_hash_update, + .base.final =3D dthe_hash_final, + .base.finup =3D dthe_hash_finup, + .base.digest =3D dthe_hash_digest, + .base.export =3D dthe_hash_export, + .base.import =3D dthe_hash_import, + .base.halg =3D { + .digestsize =3D SHA256_DIGEST_SIZE, + .statesize =3D sizeof(struct dthe_hash_req_ctx), + .base =3D { + .cra_name =3D "sha256", + .cra_driver_name =3D "sha256-dthev2", + .cra_priority =3D 299, + .cra_flags =3D CRYPTO_ALG_TYPE_AHASH | + CRYPTO_ALG_ASYNC | + CRYPTO_ALG_OPTIONAL_KEY | + CRYPTO_ALG_KERN_DRIVER_ONLY | + CRYPTO_ALG_ALLOCATES_MEMORY | + CRYPTO_AHASH_ALG_BLOCK_ONLY | + CRYPTO_AHASH_ALG_FINAL_NONZERO | + CRYPTO_AHASH_ALG_FINUP_MAX | + CRYPTO_AHASH_ALG_NO_EXPORT_CORE, + .cra_blocksize =3D SHA256_BLOCK_SIZE, + .cra_ctxsize =3D sizeof(struct dthe_tfm_ctx), + .cra_reqsize =3D sizeof(struct dthe_hash_req_ctx), + .cra_module =3D THIS_MODULE, + } + }, + .op.do_one_request =3D dthe_hash_run, + }, + { + .base.init_tfm =3D dthe_hash_init_tfm, + .base.init =3D dthe_hash_init, + .base.update =3D dthe_hash_update, + .base.final =3D dthe_hash_final, + .base.finup =3D dthe_hash_finup, + .base.digest =3D dthe_hash_digest, + .base.export =3D dthe_hash_export, + .base.import =3D dthe_hash_import, + .base.halg =3D { + .digestsize =3D SHA224_DIGEST_SIZE, + .statesize =3D sizeof(struct dthe_hash_req_ctx), + .base =3D { + .cra_name =3D "sha224", + .cra_driver_name =3D "sha224-dthev2", + .cra_priority =3D 299, + .cra_flags =3D CRYPTO_ALG_TYPE_AHASH | + CRYPTO_ALG_ASYNC | + CRYPTO_ALG_OPTIONAL_KEY | + CRYPTO_ALG_KERN_DRIVER_ONLY | + CRYPTO_ALG_ALLOCATES_MEMORY | + CRYPTO_AHASH_ALG_BLOCK_ONLY | + CRYPTO_AHASH_ALG_FINAL_NONZERO | + CRYPTO_AHASH_ALG_FINUP_MAX | + CRYPTO_AHASH_ALG_NO_EXPORT_CORE, + .cra_blocksize =3D SHA224_BLOCK_SIZE, + .cra_ctxsize =3D sizeof(struct dthe_tfm_ctx), + .cra_reqsize =3D sizeof(struct dthe_hash_req_ctx), + .cra_module =3D THIS_MODULE, + } + }, + .op.do_one_request =3D dthe_hash_run, + }, +}; + +int dthe_register_hash_algs(void) +{ + return crypto_engine_register_ahashes(hash_algs, ARRAY_SIZE(hash_algs)); +} + +void dthe_unregister_hash_algs(void) +{ + crypto_engine_unregister_ahashes(hash_algs, ARRAY_SIZE(hash_algs)); +} --=20 2.34.1 From nobody Tue Apr 7 15:28:51 2026 Received: from BL0PR03CU003.outbound.protection.outlook.com (mail-eastusazon11012071.outbound.protection.outlook.com [52.101.53.71]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2FDAC2DC764; Thu, 26 Feb 2026 13:11:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.53.71 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772111490; cv=fail; b=AqRl/sOEkxcWLXXFwwWj28cUo8kckwsv50UzzB7C0VNVdAkL+2gyEZ6Cdc6rQhpxolDc0j9HKgMFfjFEcZAIzSJ5JUWRioGjgTEQg64BucgROnCFO8yZIQkVUAE0Khe+ez2yXPv/AngPWJgKFfX16IerkanetJhdCm2ws1J85Po= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772111490; c=relaxed/simple; bh=GC0+hoCmqay7IJbFD3xh+T0U3lENMyo+vX1RKqGY/8k=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Xqbpo0OIPlezlRX5rBdrze7SUwMM50HWmPA9uN27SPelVwT6ShsNNw+lGqasVFROmWNQEzOZ6UqUR848dL9qLy2WaVtKZWCaESkuZa4cSwftH3X96r91PvfWCCt6Zw1sydlDJt0wzy2b0UJMQM1im7CE1OhqFUZ+BRyJttVutsI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=Ic1ZsnRX; arc=fail smtp.client-ip=52.101.53.71 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="Ic1ZsnRX" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Zdi+TpInrURHEZNZ/WTP84gN3vPsowfcl0ZLm6Zw6LEz1smXofLBhkMr6k3gob0BllQ8OglVt7YeuXSoxTTLjBlSNOVnkw0z7lSpjwSujzHu5FQSY/lEUj2Cq9HbPRwYk8UDzfmkmSWX/XtSFKTc8SuGTElK8omfy5ojMHeqotITeldduqjAhPYDFAODlvDiTU+0O5n4FWuyNJFYIJw90nixlHAOJlu5BEKYCFZaZwoyVBYkHQeTIgw66TOQ29RamLFhwAXLo0gO3pxwJvoKWfQt5euLo6OuoCAN5DFn2Oc7a8UHgwtbhNtBn0VmkPwpwzm7woXuXWvdCl1V0YF9kg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=2XALM3Yp2d2dXir2PybPtTdNnhwJ+rgEJI2lyiOmcSc=; b=PPk+kKjKfJlHqFsyjnYcSz0oFdLwqw1RyzwbNfeH/zMu6OrJsVH9H3q9tjADceqSAWQt/JCMLEmMKXMn7NVyYOq7cpixCZG2+TZUQchEBAM+KC3fcvuee+7ENvENcQUNBJLllL7AwRsGOxtNQUeGhnV3N202r3yO50AWeLiXJfiECbIHS5Na2ziElP6zP5jGOcIuqmfM5DMw0SVIeBM8S+Kt4A8TzRs9uKJeMljpK4o4IxtyWtGCPkaOPhMAzzCrll9FjeEfgYE/d6TA4WIf5IFG7XFpSlFgeXwUTM3DqpltGYmTmNawYrLSiycldqCu/8xR241d/gEET+bL/hJZxw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 198.47.23.195) smtp.rcpttodomain=gondor.apana.org.au smtp.mailfrom=ti.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=ti.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=2XALM3Yp2d2dXir2PybPtTdNnhwJ+rgEJI2lyiOmcSc=; b=Ic1ZsnRXdZq8MpKKgCfB2DgawVsOpTzX81/wLzyvbI41e/P+RLLw+57fblcWsTpd+tSKwpUnJS62oTs2wAZF5gG4e5e1+lIePoo4M97HXDB+sDbR+NTJd5I8cyoPZL8D9eSurMz7WhzOi3IPDvqtzrSu8bHu8/sP+4j8zfyD5to= Received: from BY5PR03CA0010.namprd03.prod.outlook.com (2603:10b6:a03:1e0::20) by PH7PR10MB6177.namprd10.prod.outlook.com (2603:10b6:510:1f3::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9632.21; Thu, 26 Feb 2026 13:11:25 +0000 Received: from SJ5PEPF000001C8.namprd05.prod.outlook.com (2603:10b6:a03:1e0:cafe::19) by BY5PR03CA0010.outlook.office365.com (2603:10b6:a03:1e0::20) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9632.24 via Frontend Transport; Thu, 26 Feb 2026 13:11:19 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 198.47.23.195) smtp.mailfrom=ti.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=ti.com; Received-SPF: Pass (protection.outlook.com: domain of ti.com designates 198.47.23.195 as permitted sender) receiver=protection.outlook.com; client-ip=198.47.23.195; helo=lewvzet201.ext.ti.com; pr=C Received: from lewvzet201.ext.ti.com (198.47.23.195) by SJ5PEPF000001C8.mail.protection.outlook.com (10.167.242.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9632.12 via Frontend Transport; Thu, 26 Feb 2026 13:11:24 +0000 Received: from DLEE207.ent.ti.com (157.170.170.95) by lewvzet201.ext.ti.com (10.4.14.104) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 26 Feb 2026 07:11:24 -0600 Received: from DLEE212.ent.ti.com (157.170.170.114) by DLEE207.ent.ti.com (157.170.170.95) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 26 Feb 2026 07:11:23 -0600 Received: from lelvem-mr06.itg.ti.com (10.180.75.8) by DLEE212.ent.ti.com (157.170.170.114) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Thu, 26 Feb 2026 07:11:23 -0600 Received: from pratham-Workstation-PC (pratham-workstation-pc.dhcp.ti.com [10.24.69.191]) by lelvem-mr06.itg.ti.com (8.18.1/8.18.1) with ESMTP id 61QDBMEg1917516; Thu, 26 Feb 2026 07:11:23 -0600 From: T Pratham To: T Pratham , Herbert Xu , "David S. Miller" CC: Manorit Chawdhry , Kamlesh Gurudasani , Shiva Tripathi , Kavitha Malarvizhi , Vishal Mahaveer , Praneeth Bajjuri , , Subject: [PATCH v3 2/3] crypto: ti - Add support for MD5 in DTHEv2 Hashing Engine driver Date: Thu, 26 Feb 2026 18:41:02 +0530 Message-ID: <20260226131103.3560884-3-t-pratham@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260226131103.3560884-1-t-pratham@ti.com> References: <20260226131103.3560884-1-t-pratham@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ5PEPF000001C8:EE_|PH7PR10MB6177:EE_ X-MS-Office365-Filtering-Correlation-Id: 2ca26398-cb3d-4962-a0f2-08de75388b46 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|82310400026|36860700013|34020700016|376014|7142099003; X-Microsoft-Antispam-Message-Info: FnNs65smcyMDY77sDr2fH7DLNqOALxKoGTWoFLBLkOiUgCBcPxMdH1nIkzORfTKimnUQUcCXhWyAzxg2X8vgONl+XgSIOCaos0H/xevOhYJt+zJQzhoKT/1MeJGCFGdPBvbS4NmvDVCbKT6aRgXRg7tgrjwPdnd1GYQsGIaKYyqVcJyH//oJeIpJXKSWcA7PlMx3ukY/tTmStHNxw4l4XoyGghSa56gatXN2yJIyVcL8wPggIENn451CzDxmPVf9NBH7bSBInpWML8/NSwVJYzRNhxTUupMkl7QebXT1/8kdLydCpWA//OyS36/NqV5VDRDECUHQcQH5RdPLh/xgc4y2RIxJ4pvlj+0LKdJDY/wCJJN5SPlQTzFrEC7R8gJpr7l6MVQaK23sT+aHW4OP5pyaX7iLLIuBCT+9ON5/tvOsmlfpo3IC14o+YRyfLfK4JS8eCCyEQRSBPIQIL8W/uIzPGNCvw2dr/ODL8xiW9ozeHUnTmRZIoii6UnqOm5AFiBoshRyEkhNuBYlIVKvHv0dCPBPWAWns0bxjHOQSBHmivdOkJ6Ue61xG8bGlKF9M7j7vZPq/SuyTMduAly5uA8VMF7c2uGDiD1Go6oH7kgOky1pYvFGau6L3+1Eg6O5y26mfHIxnWLL2wvD95vV28OlEv3lPzb1Nv4H7Edxj7U9/dSsR9T/h2Dkx9BTGZ7pQvDmT8DH4k1txMtD7HfevRBdb47+ckxQOoVf83tJSBfrNaIjhCtkEgF5/WLpC7fEd6jIuak+Ari7ds5ZgNHkHQe7/JP4mRKm4k9pJomMTBRIyauN4Rx8TeaNKgEaDHkIAbNDef+oW//tCpFvC/OCmLg== X-Forefront-Antispam-Report: CIP:198.47.23.195;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:lewvzet201.ext.ti.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(1800799024)(82310400026)(36860700013)(34020700016)(376014)(7142099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: LAxiXlKRMFfeRVRzq9ILdmXniYPx4xV2cGs2JQmhln6t3pVnBiGt4miYLTlX3Z9ZcKHs4JCVRUKmIeA5lgkiEnt1ynWv96XHip3uxpfNxpDVThtjH5Fn/K/2sJxHErx+XdStSDRDpDFmGLRwR1d61uu6zzOVf3UgwYjUgsoEG1HE18itYS5Q7Vt7+8Zo79PDkFndFf+34nFDAFhXd26Q8MIhpPG3jiYFFtG5uf4+N8clq1i7Ze7zyw6VDlP5LpMowibY7oH4CSG51dyhlw6T9op0TXRRp1gNyjwX819EbGSZ6+QXmjJF6+9Vg9rTwQ77mtqaNbwdFEogzfToro/bm7pq+OC2jtDjAX+K9Hp0CBmot5VmTgsRc1UMzN4SNDwO6C5qdk2RezsGTyTPVmq6j4YfwBObPQauIM2CafE1CXoa5ylVOFDszmqqLqP3gI1o X-OriginatorOrg: ti.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Feb 2026 13:11:24.7123 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 2ca26398-cb3d-4962-a0f2-08de75388b46 X-MS-Exchange-CrossTenant-Id: e5b49634-450b-4709-8abb-1e2b19b982b7 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=e5b49634-450b-4709-8abb-1e2b19b982b7;Ip=[198.47.23.195];Helo=[lewvzet201.ext.ti.com] X-MS-Exchange-CrossTenant-AuthSource: SJ5PEPF000001C8.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR10MB6177 Content-Type: text/plain; charset="utf-8" Add support for MD5 algorithm in the hashing engine of DTHEv2 hardware cryptographic engine. Signed-off-by: T Pratham --- drivers/crypto/ti/Kconfig | 1 + drivers/crypto/ti/dthev2-common.h | 1 + drivers/crypto/ti/dthev2-hash.c | 43 +++++++++++++++++++++++++++++++ 3 files changed, 45 insertions(+) diff --git a/drivers/crypto/ti/Kconfig b/drivers/crypto/ti/Kconfig index 90af2c7cb1c55..9c2aa50cfbfbe 100644 --- a/drivers/crypto/ti/Kconfig +++ b/drivers/crypto/ti/Kconfig @@ -12,6 +12,7 @@ config CRYPTO_DEV_TI_DTHEV2 select CRYPTO_CCM select CRYPTO_SHA256 select CRYPTO_SHA512 + select CRYPTO_MD5 select SG_SPLIT help This enables support for the TI DTHE V2 hw cryptography engine diff --git a/drivers/crypto/ti/dthev2-common.h b/drivers/crypto/ti/dthev2-c= ommon.h index bfe7f2de4415c..24799007ea81f 100644 --- a/drivers/crypto/ti/dthev2-common.h +++ b/drivers/crypto/ti/dthev2-common.h @@ -17,6 +17,7 @@ #include #include #include +#include #include =20 #include diff --git a/drivers/crypto/ti/dthev2-hash.c b/drivers/crypto/ti/dthev2-has= h.c index b1394262bf630..e4efcad375bf9 100644 --- a/drivers/crypto/ti/dthev2-hash.c +++ b/drivers/crypto/ti/dthev2-hash.c @@ -9,6 +9,7 @@ #include #include #include +#include #include =20 #include "dthev2-common.h" @@ -65,6 +66,9 @@ static void dthe_hash_write_zero_message(enum dthe_hash_a= lg_sel mode, void *dst) case DTHE_HASH_SHA224: memcpy(dst, sha224_zero_message_hash, SHA224_DIGEST_SIZE); break; + case DTHE_HASH_MD5: + memcpy(dst, md5_zero_message_hash, MD5_DIGEST_SIZE); + break; default: break; } @@ -93,6 +97,9 @@ static enum dthe_hash_alg_sel dthe_hash_get_hash_mode(str= uct crypto_ahash *tfm) case SHA224_DIGEST_SIZE: hash_mode =3D DTHE_HASH_SHA224; break; + case MD5_DIGEST_SIZE: + hash_mode =3D DTHE_HASH_MD5; + break; default: hash_mode =3D DTHE_HASH_ERR; break; @@ -114,6 +121,9 @@ static unsigned int dthe_hash_get_phash_size(struct dth= e_tfm_ctx *ctx) case DTHE_HASH_SHA224: phash_size =3D SHA256_DIGEST_SIZE; break; + case DTHE_HASH_MD5: + phash_size =3D MD5_DIGEST_SIZE; + break; default: break; } @@ -578,6 +588,39 @@ static struct ahash_engine_alg hash_algs[] =3D { }, .op.do_one_request =3D dthe_hash_run, }, + { + .base.init_tfm =3D dthe_hash_init_tfm, + .base.init =3D dthe_hash_init, + .base.update =3D dthe_hash_update, + .base.final =3D dthe_hash_final, + .base.finup =3D dthe_hash_finup, + .base.digest =3D dthe_hash_digest, + .base.export =3D dthe_hash_export, + .base.import =3D dthe_hash_import, + .base.halg =3D { + .digestsize =3D MD5_DIGEST_SIZE, + .statesize =3D sizeof(struct dthe_hash_req_ctx), + .base =3D { + .cra_name =3D "md5", + .cra_driver_name =3D "md5-dthev2", + .cra_priority =3D 299, + .cra_flags =3D CRYPTO_ALG_TYPE_AHASH | + CRYPTO_ALG_ASYNC | + CRYPTO_ALG_OPTIONAL_KEY | + CRYPTO_ALG_KERN_DRIVER_ONLY | + CRYPTO_ALG_ALLOCATES_MEMORY | + CRYPTO_AHASH_ALG_BLOCK_ONLY | + CRYPTO_AHASH_ALG_FINAL_NONZERO | + CRYPTO_AHASH_ALG_FINUP_MAX | + CRYPTO_AHASH_ALG_NO_EXPORT_CORE, + .cra_blocksize =3D MD5_BLOCK_SIZE, + .cra_ctxsize =3D sizeof(struct dthe_tfm_ctx), + .cra_reqsize =3D sizeof(struct dthe_hash_req_ctx), + .cra_module =3D THIS_MODULE, + } + }, + .op.do_one_request =3D dthe_hash_run, + }, }; =20 int dthe_register_hash_algs(void) --=20 2.34.1 From nobody Tue Apr 7 15:28:51 2026 Received: from DM1PR04CU001.outbound.protection.outlook.com (mail-centralusazon11010024.outbound.protection.outlook.com [52.101.61.24]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B89D5313295; Thu, 26 Feb 2026 13:11:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.61.24 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772111494; cv=fail; b=OdUiOinIyeok+hz/zwzZtVn74NEIlhULtMaS4cgBtNRmJkICV2x1+HJk3rcRAPe0EJVi3feeXup2wYcFpdwW6XrZj8VemGq+utL0+qANA9wAa7rR9jdpOwOAGIP5g9dRBgS2dSLQafP79q0IxC0lzS7kW/W7i4igNrxW5HB/v4c= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772111494; c=relaxed/simple; bh=TK/L2+bDrx0JMf7dSfSf1+k9seDMI3ySjs9j87ykM1w=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=dqamitUV+Cv1asvWKHybazkuzxCktTn7Uxh1yVsQwCkm9MgW35+gkgw/UgVCFl4DBQUxsIm2A2ytvGCZeDZzESiXTG94lCK/ODx18rx+SaFd+riSHeSg80k80JEarHenbzSwmF4viAbG3EG6UT+tZKBVdGpk72MGzKFY3OpxKLE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=GU4zwZfG; arc=fail smtp.client-ip=52.101.61.24 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="GU4zwZfG" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=SIw/OwVHSv6osdcVToQIiQ/UPbdxqZm3ENstEN2x38chURhdtNSNbOjFNss1cD3PPHvcIH3RSMLfB0N+DmVCeiTzTrlD+vasFnM5/KFlUf0wtU04P2wdWgCkVSdf7jgiHlTIFV91hU35mlmVhUFUFxUut76uqfTI9udDlvPhv2DFYcdjtZMqxB1QMh+hOAb8OUj5aN2MM+Ctcdb6zUQ0o4amOG+BRkvzNZh4mJR7EZsJSvTPpLNLNqm+aKcwEaHUch4p7yCebECby/B9v8+WYCKgBh0RJH2w6LTyKuFTJb5Y57RcM20tMJV0LyOUIn83r7Y7g6KuIUZJwI/UN5klUw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=JydfP+65lQwME1TsTWqVpuhV0WQU6RP2+nMT5s5Cwzc=; b=XhwDpvGT55f2IyhD9kELBOYoIWCaMctVIJwu1x51OifM+zJ15L76YaJh8b9l9N9wPJpHbJKlmF38gKQLczGYxMfCd+Vw2wYw7QErSwdUSQBY1QU0qyXZGqG2x3agxM9KDWJCdQDxBp/pnHqaKw/u9ADpq8ew/AxNhcq8dfn6MgJulci00F7P3zUZ88RNXLS3xEYajelL2JBo/0ir9MMKy1kBowiFx9hVVtD0jD2nb4cLkXvJQsXzQmomZTA2MJUN3WSaDukRW1ACfZ/y6SH73XpYNFuAsxJlOkLP78ZgSCmcI+bBqyuPWE2Dlad5LmYdjyf2OaQ1Bg43W7CpFYviOA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 198.47.23.195) smtp.rcpttodomain=gondor.apana.org.au smtp.mailfrom=ti.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=ti.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JydfP+65lQwME1TsTWqVpuhV0WQU6RP2+nMT5s5Cwzc=; b=GU4zwZfGNt3fkLrEJ3rp0Wv/gb+yCWnZ8dpfefhw5LxpWC5/ikkR/xKmJ5SHgsqkYw313bIVPFghVvpoXH40akFfSVVtJsphyDzTCXEmqnJBoIFmZ5nCzfwLOVza6Ef4YTZg+kGAaPj3h/hj6Dz2X1tv1WAGv2kA9gyBM/SG7ts= Received: from SJ0PR13CA0191.namprd13.prod.outlook.com (2603:10b6:a03:2c3::16) by PH7PR10MB6651.namprd10.prod.outlook.com (2603:10b6:510:20a::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9632.22; Thu, 26 Feb 2026 13:11:28 +0000 Received: from SJ5PEPF000001CE.namprd05.prod.outlook.com (2603:10b6:a03:2c3:cafe::41) by SJ0PR13CA0191.outlook.office365.com (2603:10b6:a03:2c3::16) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9654.14 via Frontend Transport; Thu, 26 Feb 2026 13:11:28 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 198.47.23.195) smtp.mailfrom=ti.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=ti.com; Received-SPF: Pass (protection.outlook.com: domain of ti.com designates 198.47.23.195 as permitted sender) receiver=protection.outlook.com; client-ip=198.47.23.195; helo=lewvzet201.ext.ti.com; pr=C Received: from lewvzet201.ext.ti.com (198.47.23.195) by SJ5PEPF000001CE.mail.protection.outlook.com (10.167.242.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9632.12 via Frontend Transport; Thu, 26 Feb 2026 13:11:28 +0000 Received: from DLEE215.ent.ti.com (157.170.170.118) by lewvzet201.ext.ti.com (10.4.14.104) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 26 Feb 2026 07:11:27 -0600 Received: from DLEE204.ent.ti.com (157.170.170.84) by DLEE215.ent.ti.com (157.170.170.118) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 26 Feb 2026 07:11:27 -0600 Received: from lelvem-mr05.itg.ti.com (10.180.75.9) by DLEE204.ent.ti.com (157.170.170.84) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Thu, 26 Feb 2026 07:11:27 -0600 Received: from pratham-Workstation-PC (pratham-workstation-pc.dhcp.ti.com [10.24.69.191]) by lelvem-mr05.itg.ti.com (8.18.1/8.18.1) with ESMTP id 61QDBQor2405115; Thu, 26 Feb 2026 07:11:26 -0600 From: T Pratham To: T Pratham , Herbert Xu , "David S. Miller" CC: Manorit Chawdhry , Kamlesh Gurudasani , Shiva Tripathi , Kavitha Malarvizhi , Vishal Mahaveer , Praneeth Bajjuri , , Subject: [PATCH v3 3/3] crypto: ti - Add support for HMAC in DTHEv2 Hashing Engine driver Date: Thu, 26 Feb 2026 18:41:03 +0530 Message-ID: <20260226131103.3560884-4-t-pratham@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260226131103.3560884-1-t-pratham@ti.com> References: <20260226131103.3560884-1-t-pratham@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ5PEPF000001CE:EE_|PH7PR10MB6651:EE_ X-MS-Office365-Filtering-Correlation-Id: 0791f44e-9425-411a-1f12-08de75388d60 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|34020700016|36860700013|82310400026|1800799024|7142099003; X-Microsoft-Antispam-Message-Info: fHSL4BP/lFHsqPGbVVhZtDKn73q3n305vuFJnYXYo3kFZv41X20vG2R1rUx1gnRMjJSlq5Ji/Oj1lu9pff8G4hyEmns7zfSqFNJ97u3V59mPwT4m+8rFyKHavislVIUl7dYSsRs8nJZnjMWDs16BiyuYOuQzcw35sYQtpQqXAOLqsBamHx34efK51XOjJ+LkW3hDzs0FBbIPsSOC+PRZ9wvpkASrSmgyG9zyJn0FYwhOnL9jH9LSXsG8BEnfcA+IspFjyzcz0CKDYlR6MworzCddSf2EJv00089npstGs85WR2M5Mul1vzGWk61DQdItU8UU3Lldgpfx6lCbfgkF80g5WuLgDWvZYVRzGUyT7YEpSDVCImCjXIsvpL+mv0SXUHJT2MxPz2L4ro40ukU0qx1ld7ZTvJAzpM1GkNmmW+WPCGafqQiC3QUDmEcQj85839/x3T/xiW8TflKDuJq94XScYIY1eR8grFJUiKWzLQJPv8PkfjF9LARZ+TbjOpjtY8qjujebZffBn8nAfFDdaOelq/nTwpY8wO4ClbUREW0x3Lxe5+8qo6vlPN9sLMrWQVmGoyMMHTIOjjxglOVFvtOFWITqChke+rE0rFBzxq63xyn2IYr37SFHs1HBuHtpi7yCvSEmEzaBEoXS004Hc5lKRr6VK6ftPbTuvMmWxovgfsNGSsVVc1hW5d+YwULxfrAN/oqYoPsMdXH3zR+xxRSpu6oBv9j4+9Ft2GY765J79r6Haj5nfSNql4cy3ZLAsemtr4pFJzjksXKGHhiCMWEXxYM174TDO3g7I30fncrzEQHrfzJSoJZcho7i1IcKBFL0oraYgEm2XWnDWNfXeg== X-Forefront-Antispam-Report: CIP:198.47.23.195;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:lewvzet201.ext.ti.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(376014)(34020700016)(36860700013)(82310400026)(1800799024)(7142099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: lUPLHSuncu1ry7WIOpsYe74A7dPO5pC3CJG8ADhkdTBK50Wo5PBhvCg7g//AIg8jWnY/ziLwJh2j8vSwafwxfvf55EcKBKoSGNXWzuqh/hBHLgNeAQCwNAx948tXlNR/e4MSIvnNB/DVJisaeIN6I6xXs/dmrvGuTNNm2H4tSRF7SttXL1phvefZEfvj9d2J1qN66s9NcEzt+CRvKHfuvQapxn+fIWzp237ZDvZ5EDJeQDY4C6RpbXztY0aG7SvLNLCKtJ5q/tCmfWuNZsR65X4EnO8jap8nRqffLj2DInaAoz9eU8dtmZFWUkdE1X2ET6GfODi884dH+ZOPSzF2jg0JQy3FquB1O/V2PCdrFex25RVy1BbF5S3wWRSjY5OD9oL8zY2YHF6fyfIg4z2RbOFHvwVqbD1hL3veglrND7mEThN2TVCYQRWgbjNiWZP0 X-OriginatorOrg: ti.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Feb 2026 13:11:28.2371 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 0791f44e-9425-411a-1f12-08de75388d60 X-MS-Exchange-CrossTenant-Id: e5b49634-450b-4709-8abb-1e2b19b982b7 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=e5b49634-450b-4709-8abb-1e2b19b982b7;Ip=[198.47.23.195];Helo=[lewvzet201.ext.ti.com] X-MS-Exchange-CrossTenant-AuthSource: SJ5PEPF000001CE.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR10MB6651 Content-Type: text/plain; charset="utf-8" Add support for HMAC-SHA512/384/256/224 and HMAC-MD5 algorithms in the hashing engine of the DTHEv2 hardware cryptographic engine. Signed-off-by: T Pratham --- drivers/crypto/ti/Kconfig | 1 + drivers/crypto/ti/dthev2-common.h | 10 +- drivers/crypto/ti/dthev2-hash.c | 290 +++++++++++++++++++++++++++++- 3 files changed, 296 insertions(+), 5 deletions(-) diff --git a/drivers/crypto/ti/Kconfig b/drivers/crypto/ti/Kconfig index 9c2aa50cfbfbe..68dccf92f5382 100644 --- a/drivers/crypto/ti/Kconfig +++ b/drivers/crypto/ti/Kconfig @@ -13,6 +13,7 @@ config CRYPTO_DEV_TI_DTHEV2 select CRYPTO_SHA256 select CRYPTO_SHA512 select CRYPTO_MD5 + select CRYPTO_HMAC select SG_SPLIT help This enables support for the TI DTHE V2 hw cryptography engine diff --git a/drivers/crypto/ti/dthev2-common.h b/drivers/crypto/ti/dthev2-c= ommon.h index 24799007ea81f..847804ed74736 100644 --- a/drivers/crypto/ti/dthev2-common.h +++ b/drivers/crypto/ti/dthev2-common.h @@ -31,9 +31,9 @@ #define DTHE_DMA_TIMEOUT_MS 2000 /* * Size of largest possible key (of all algorithms) to be stored in dthe_t= fm_ctx - * This is currently the keysize of XTS-AES-256 which is 512 bits (64 byte= s) + * This is currently the keysize of HMAC-SHA512 which is 1024 bits (128 by= tes) */ -#define DTHE_MAX_KEYSIZE (AES_MAX_KEY_SIZE * 2) +#define DTHE_MAX_KEYSIZE (SHA512_BLOCK_SIZE) =20 enum dthe_hash_alg_sel { DTHE_HASH_MD5 =3D 0, @@ -93,9 +93,9 @@ struct dthe_list { /** * struct dthe_tfm_ctx - Transform ctx struct containing ctx for all sub-c= omponents of DTHE V2 * @dev_data: Device data struct pointer - * @keylen: AES key length + * @keylen: Key length for algorithms that use a key * @authsize: Authentication size for modes with authentication - * @key: AES key + * @key: Buffer storing the key * @aes_mode: AES mode * @hash_mode: Hashing Engine mode * @phash_size: partial hash size of the hash algorithm selected @@ -135,6 +135,7 @@ struct dthe_aes_req_ctx { * @phash: buffer to store a partial hash from a previous operation * @digestcnt: stores the digest count from a previous operation; currentl= y hardware only provides * a single 32-bit value even for SHA384/512 + * @odigest: buffer to store the outer digest from a previous operation * @phash_available: flag indicating if a partial hash from a previous ope= ration is available * @flags: flags for internal use * @padding: padding buffer for handling unaligned data @@ -143,6 +144,7 @@ struct dthe_aes_req_ctx { struct dthe_hash_req_ctx { u32 phash[SHA512_DIGEST_SIZE / sizeof(u32)]; u64 digestcnt[2]; + u32 odigest[SHA512_DIGEST_SIZE / sizeof(u32)]; u8 phash_available; u8 flags; u8 padding[SHA512_BLOCK_SIZE]; diff --git a/drivers/crypto/ti/dthev2-hash.c b/drivers/crypto/ti/dthev2-has= h.c index e4efcad375bf9..ca4a0a724b4d9 100644 --- a/drivers/crypto/ti/dthev2-hash.c +++ b/drivers/crypto/ti/dthev2-hash.c @@ -23,6 +23,7 @@ /* Registers */ =20 #define DTHE_P_HASH_BASE 0x5000 +#define DTHE_P_HASH512_ODIGEST_A 0x0200 #define DTHE_P_HASH512_IDIGEST_A 0x0240 #define DTHE_P_HASH512_DIGEST_COUNT 0x0280 #define DTHE_P_HASH512_MODE 0x0284 @@ -45,6 +46,13 @@ =20 #define DTHE_HASH_MODE_USE_ALG_CONST BIT(3) #define DTHE_HASH_MODE_CLOSE_HASH BIT(4) +#define DTHE_HASH_MODE_HMAC_KEY_PROCESSING BIT(5) +#define DTHE_HASH_MODE_HMAC_OUTER_HASH BIT(7) + +/* Misc */ +#define DTHE_HMAC_SHA512_MAX_KEYSIZE (SHA512_BLOCK_SIZE) +#define DTHE_HMAC_SHA256_MAX_KEYSIZE (SHA256_BLOCK_SIZE) +#define DTHE_HMAC_MD5_MAX_KEYSIZE (MD5_BLOCK_SIZE) =20 enum dthe_hash_op { DTHE_HASH_OP_UPDATE =3D 0, @@ -74,6 +82,19 @@ static void dthe_hash_write_zero_message(enum dthe_hash_= alg_sel mode, void *dst) } } =20 +static int dthe_hmac_write_zero_message(struct ahash_request *req) +{ + HASH_FBREQ_ON_STACK(fbreq, req); + int ret; + + ahash_request_set_crypt(fbreq, req->src, req->result, + req->nbytes); + + ret =3D crypto_ahash_digest(fbreq); + HASH_REQUEST_ZERO(fbreq); + return ret; +} + static enum dthe_hash_alg_sel dthe_hash_get_hash_mode(struct crypto_ahash = *tfm) { unsigned int ds =3D crypto_ahash_digestsize(tfm); @@ -184,6 +205,7 @@ static int dthe_hash_dma_start(struct ahash_request *re= q, struct scatterlist *sr enum dma_data_direction src_dir =3D DMA_TO_DEVICE; u32 hash_mode; int ds =3D crypto_ahash_digestsize(tfm); + bool is_hmac =3D (ctx->keylen > 0); int ret =3D 0; u32 *dst; u32 dst_len; @@ -229,8 +251,11 @@ static int dthe_hash_dma_start(struct ahash_request *r= eq, struct scatterlist *sr =20 hash_mode =3D ctx->hash_mode; =20 - if (rctx->flags =3D=3D DTHE_HASH_OP_FINUP) + if (rctx->flags =3D=3D DTHE_HASH_OP_FINUP) { hash_mode |=3D DTHE_HASH_MODE_CLOSE_HASH; + if (is_hmac) + hash_mode |=3D DTHE_HASH_MODE_HMAC_OUTER_HASH; + } =20 if (rctx->phash_available) { for (int i =3D 0; i < ctx->phash_size / sizeof(u32); ++i) @@ -238,9 +263,28 @@ static int dthe_hash_dma_start(struct ahash_request *r= eq, struct scatterlist *sr sha_base_reg + DTHE_P_HASH512_IDIGEST_A + (DTHE_REG_SIZE * i)); + if (is_hmac) { + for (int i =3D 0; i < ctx->phash_size / sizeof(u32); ++i) + writel_relaxed(rctx->odigest[i], + sha_base_reg + + DTHE_P_HASH512_ODIGEST_A + + (DTHE_REG_SIZE * i)); + } =20 writel_relaxed(rctx->digestcnt[0], sha_base_reg + DTHE_P_HASH512_DIGEST_COUNT); + } else if (is_hmac) { + hash_mode |=3D DTHE_HASH_MODE_HMAC_KEY_PROCESSING; + + for (int i =3D 0; i < (ctx->keylen / 2) / sizeof(u32); ++i) + writel_relaxed(ctx->key[i], sha_base_reg + + DTHE_P_HASH512_ODIGEST_A + + (DTHE_REG_SIZE * i)); + for (int i =3D 0; i < (ctx->keylen / 2) / sizeof(u32); ++i) + writel_relaxed(ctx->key[i + (ctx->keylen / 2) / sizeof(u32)], + sha_base_reg + + DTHE_P_HASH512_IDIGEST_A + + (DTHE_REG_SIZE * i)); } else { hash_mode |=3D DTHE_HASH_MODE_USE_ALG_CONST; } @@ -275,6 +319,12 @@ static int dthe_hash_dma_start(struct ahash_request *r= eq, struct scatterlist *sr dst[i] =3D readl_relaxed(sha_base_reg + DTHE_P_HASH512_IDIGEST_A + (DTHE_REG_SIZE * i)); + if (is_hmac) { + for (int i =3D 0; i < dst_len; ++i) + rctx->odigest[i] =3D readl_relaxed(sha_base_reg + + DTHE_P_HASH512_ODIGEST_A + + (DTHE_REG_SIZE * i)); + } =20 rctx->digestcnt[0] =3D readl_relaxed(sha_base_reg + DTHE_P_HASH512_DIGEST= _COUNT); rctx->phash_available =3D 1; @@ -399,6 +449,10 @@ static int dthe_hash_final(struct ahash_request *req) return crypto_transfer_hash_request_to_engine(engine, req); } =20 + if (ctx->keylen > 0) + /* HMAC with zero-length message */ + return dthe_hmac_write_zero_message(req); + dthe_hash_write_zero_message(ctx->hash_mode, req->result); =20 return 0; @@ -432,6 +486,11 @@ static int dthe_hash_export(struct ahash_request *req,= void *out) if (ctx->phash_size >=3D SHA512_DIGEST_SIZE) put_unaligned(rctx->digestcnt[1], p.u64++); =20 + if (ctx->keylen > 0) { + memcpy(p.u8, rctx->odigest, ctx->phash_size); + p.u8 +=3D ctx->phash_size; + } + return 0; } =20 @@ -452,9 +511,68 @@ static int dthe_hash_import(struct ahash_request *req,= const void *in) rctx->digestcnt[1] =3D get_unaligned(p.u64++); rctx->phash_available =3D ((rctx->digestcnt[0]) ? 1 : 0); =20 + if (ctx->keylen > 0) { + memcpy(rctx->odigest, p.u8, ctx->phash_size); + p.u8 +=3D ctx->phash_size; + } + return 0; } =20 +static int dthe_hmac_setkey(struct crypto_ahash *tfm, const u8 *key, + unsigned int keylen) +{ + struct dthe_tfm_ctx *ctx =3D crypto_ahash_ctx(tfm); + struct crypto_ahash *fb =3D crypto_ahash_fb(tfm); + unsigned int max_keysize; + const char *hash_alg_name; + + memzero_explicit(ctx->key, sizeof(ctx->key)); + + switch (ctx->hash_mode) { + case DTHE_HASH_SHA512: + hash_alg_name =3D "sha512"; + max_keysize =3D DTHE_HMAC_SHA512_MAX_KEYSIZE; + break; + case DTHE_HASH_SHA384: + hash_alg_name =3D "sha384"; + max_keysize =3D DTHE_HMAC_SHA512_MAX_KEYSIZE; + break; + case DTHE_HASH_SHA256: + hash_alg_name =3D "sha256"; + max_keysize =3D DTHE_HMAC_SHA256_MAX_KEYSIZE; + break; + case DTHE_HASH_SHA224: + hash_alg_name =3D "sha224"; + max_keysize =3D DTHE_HMAC_SHA256_MAX_KEYSIZE; + break; + case DTHE_HASH_MD5: + hash_alg_name =3D "md5"; + max_keysize =3D DTHE_HMAC_MD5_MAX_KEYSIZE; + break; + default: + return -EINVAL; + } + + if (keylen > max_keysize) { + struct crypto_shash *ktfm =3D crypto_alloc_shash(hash_alg_name, 0, 0); + SHASH_DESC_ON_STACK(desc, ktfm); + int err; + + desc->tfm =3D ktfm; + err =3D crypto_shash_digest(desc, key, keylen, (u8 *)ctx->key); + crypto_free_shash(ktfm); + if (err) + return err; + } else { + memcpy(ctx->key, key, keylen); + } + + ctx->keylen =3D max_keysize; + + return crypto_ahash_setkey(fb, key, keylen); +} + static struct ahash_engine_alg hash_algs[] =3D { { .base.init_tfm =3D dthe_hash_init_tfm, @@ -621,6 +739,176 @@ static struct ahash_engine_alg hash_algs[] =3D { }, .op.do_one_request =3D dthe_hash_run, }, + { + .base.init_tfm =3D dthe_hash_init_tfm, + .base.init =3D dthe_hash_init, + .base.update =3D dthe_hash_update, + .base.final =3D dthe_hash_final, + .base.finup =3D dthe_hash_finup, + .base.digest =3D dthe_hash_digest, + .base.export =3D dthe_hash_export, + .base.import =3D dthe_hash_import, + .base.setkey =3D dthe_hmac_setkey, + .base.halg =3D { + .digestsize =3D SHA512_DIGEST_SIZE, + .statesize =3D sizeof(struct dthe_hash_req_ctx), + .base =3D { + .cra_name =3D "hmac(sha512)", + .cra_driver_name =3D "hmac-sha512-dthev2", + .cra_priority =3D 299, + .cra_flags =3D CRYPTO_ALG_TYPE_AHASH | + CRYPTO_ALG_ASYNC | + CRYPTO_ALG_NEED_FALLBACK | + CRYPTO_ALG_KERN_DRIVER_ONLY | + CRYPTO_ALG_ALLOCATES_MEMORY | + CRYPTO_AHASH_ALG_BLOCK_ONLY | + CRYPTO_AHASH_ALG_FINAL_NONZERO | + CRYPTO_AHASH_ALG_FINUP_MAX | + CRYPTO_AHASH_ALG_NO_EXPORT_CORE, + .cra_blocksize =3D SHA512_BLOCK_SIZE, + .cra_ctxsize =3D sizeof(struct dthe_tfm_ctx), + .cra_reqsize =3D sizeof(struct dthe_hash_req_ctx), + .cra_module =3D THIS_MODULE, + } + }, + .op.do_one_request =3D dthe_hash_run, + }, + { + .base.init_tfm =3D dthe_hash_init_tfm, + .base.init =3D dthe_hash_init, + .base.update =3D dthe_hash_update, + .base.final =3D dthe_hash_final, + .base.finup =3D dthe_hash_finup, + .base.digest =3D dthe_hash_digest, + .base.export =3D dthe_hash_export, + .base.import =3D dthe_hash_import, + .base.setkey =3D dthe_hmac_setkey, + .base.halg =3D { + .digestsize =3D SHA384_DIGEST_SIZE, + .statesize =3D sizeof(struct dthe_hash_req_ctx), + .base =3D { + .cra_name =3D "hmac(sha384)", + .cra_driver_name =3D "hmac-sha384-dthev2", + .cra_priority =3D 299, + .cra_flags =3D CRYPTO_ALG_TYPE_AHASH | + CRYPTO_ALG_ASYNC | + CRYPTO_ALG_NEED_FALLBACK | + CRYPTO_ALG_KERN_DRIVER_ONLY | + CRYPTO_ALG_ALLOCATES_MEMORY | + CRYPTO_AHASH_ALG_BLOCK_ONLY | + CRYPTO_AHASH_ALG_FINAL_NONZERO | + CRYPTO_AHASH_ALG_FINUP_MAX | + CRYPTO_AHASH_ALG_NO_EXPORT_CORE, + .cra_blocksize =3D SHA384_BLOCK_SIZE, + .cra_ctxsize =3D sizeof(struct dthe_tfm_ctx), + .cra_reqsize =3D sizeof(struct dthe_hash_req_ctx), + .cra_module =3D THIS_MODULE, + } + }, + .op.do_one_request =3D dthe_hash_run, + }, + { + .base.init_tfm =3D dthe_hash_init_tfm, + .base.init =3D dthe_hash_init, + .base.update =3D dthe_hash_update, + .base.final =3D dthe_hash_final, + .base.finup =3D dthe_hash_finup, + .base.digest =3D dthe_hash_digest, + .base.export =3D dthe_hash_export, + .base.import =3D dthe_hash_import, + .base.setkey =3D dthe_hmac_setkey, + .base.halg =3D { + .digestsize =3D SHA256_DIGEST_SIZE, + .statesize =3D sizeof(struct dthe_hash_req_ctx), + .base =3D { + .cra_name =3D "hmac(sha256)", + .cra_driver_name =3D "hmac-sha256-dthev2", + .cra_priority =3D 299, + .cra_flags =3D CRYPTO_ALG_TYPE_AHASH | + CRYPTO_ALG_ASYNC | + CRYPTO_ALG_NEED_FALLBACK | + CRYPTO_ALG_KERN_DRIVER_ONLY | + CRYPTO_ALG_ALLOCATES_MEMORY | + CRYPTO_AHASH_ALG_BLOCK_ONLY | + CRYPTO_AHASH_ALG_FINAL_NONZERO | + CRYPTO_AHASH_ALG_FINUP_MAX | + CRYPTO_AHASH_ALG_NO_EXPORT_CORE, + .cra_blocksize =3D SHA256_BLOCK_SIZE, + .cra_ctxsize =3D sizeof(struct dthe_tfm_ctx), + .cra_reqsize =3D sizeof(struct dthe_hash_req_ctx), + .cra_module =3D THIS_MODULE, + } + }, + .op.do_one_request =3D dthe_hash_run, + }, + { + .base.init_tfm =3D dthe_hash_init_tfm, + .base.init =3D dthe_hash_init, + .base.update =3D dthe_hash_update, + .base.final =3D dthe_hash_final, + .base.finup =3D dthe_hash_finup, + .base.digest =3D dthe_hash_digest, + .base.export =3D dthe_hash_export, + .base.import =3D dthe_hash_import, + .base.setkey =3D dthe_hmac_setkey, + .base.halg =3D { + .digestsize =3D SHA224_DIGEST_SIZE, + .statesize =3D sizeof(struct dthe_hash_req_ctx), + .base =3D { + .cra_name =3D "hmac(sha224)", + .cra_driver_name =3D "hmac-sha224-dthev2", + .cra_priority =3D 299, + .cra_flags =3D CRYPTO_ALG_TYPE_AHASH | + CRYPTO_ALG_ASYNC | + CRYPTO_ALG_NEED_FALLBACK | + CRYPTO_ALG_KERN_DRIVER_ONLY | + CRYPTO_ALG_ALLOCATES_MEMORY | + CRYPTO_AHASH_ALG_BLOCK_ONLY | + CRYPTO_AHASH_ALG_FINAL_NONZERO | + CRYPTO_AHASH_ALG_FINUP_MAX | + CRYPTO_AHASH_ALG_NO_EXPORT_CORE, + .cra_blocksize =3D SHA224_BLOCK_SIZE, + .cra_ctxsize =3D sizeof(struct dthe_tfm_ctx), + .cra_reqsize =3D sizeof(struct dthe_hash_req_ctx), + .cra_module =3D THIS_MODULE, + } + }, + .op.do_one_request =3D dthe_hash_run, + }, + { + .base.init_tfm =3D dthe_hash_init_tfm, + .base.init =3D dthe_hash_init, + .base.update =3D dthe_hash_update, + .base.final =3D dthe_hash_final, + .base.finup =3D dthe_hash_finup, + .base.digest =3D dthe_hash_digest, + .base.export =3D dthe_hash_export, + .base.import =3D dthe_hash_import, + .base.setkey =3D dthe_hmac_setkey, + .base.halg =3D { + .digestsize =3D MD5_DIGEST_SIZE, + .statesize =3D sizeof(struct dthe_hash_req_ctx), + .base =3D { + .cra_name =3D "hmac(md5)", + .cra_driver_name =3D "hmac-md5-dthev2", + .cra_priority =3D 299, + .cra_flags =3D CRYPTO_ALG_TYPE_AHASH | + CRYPTO_ALG_ASYNC | + CRYPTO_ALG_NEED_FALLBACK | + CRYPTO_ALG_KERN_DRIVER_ONLY | + CRYPTO_ALG_ALLOCATES_MEMORY | + CRYPTO_AHASH_ALG_BLOCK_ONLY | + CRYPTO_AHASH_ALG_FINAL_NONZERO | + CRYPTO_AHASH_ALG_FINUP_MAX | + CRYPTO_AHASH_ALG_NO_EXPORT_CORE, + .cra_blocksize =3D MD5_BLOCK_SIZE, + .cra_ctxsize =3D sizeof(struct dthe_tfm_ctx), + .cra_reqsize =3D sizeof(struct dthe_hash_req_ctx), + .cra_module =3D THIS_MODULE, + } + }, + .op.do_one_request =3D dthe_hash_run, + }, }; =20 int dthe_register_hash_algs(void) --=20 2.34.1