From nobody Tue Apr 7 15:28:05 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7136F374720 for ; Thu, 26 Feb 2026 02:05:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772071517; cv=none; b=sl2gERN3VVx5GMsMBDtaKuMEmp20RX/49HhPTugJfJE6uTHK5HBdu6c0huND1cdav8VWGvhUXCgQJHBG9lROLWBlhl8dckCaIigjB4+kuB71YKHZWiQdKscZcJOwmm8uSzKCNkb6kkY1DpURGITJQ/iY/kbRpebsVcvAktj1ONA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772071517; c=relaxed/simple; bh=6VY87t9VghiDLhppTTyGc/EGkt+kVJvSCivK71N+61o=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=ta6fUamMmJ+U7c890vZ+AOPHKBJBM4WVTu8niurRJzbUd6D1lsIeTfKTV52FiIqAw27jZh+7K5zid0kSPoxEYaeZUw3k2AJ+KVNfrjvuQSR0Hg1ZKNyHSpzGSYyphUZgifGSz+CVGS2TycOxS0efosYxEaUr/D0+iq0oHPU77fg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=A4EixJ0t; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=E58i9CNm; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="A4EixJ0t"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="E58i9CNm" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61PKpq6M1512073 for ; Thu, 26 Feb 2026 02:05:15 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=+nWc4h1iM5D mFVSbqSbzqsFj4rfaS5ymL17azyq0Eek=; b=A4EixJ0ttI4hMqhdfYd/U5eSWWO gYXDR044Y6JnDWur5+VdBa3bEfY/vnXdx+HmIq69cMyMYV/NFXJX5lksESB8DP7o FzJE0/RTBCsX1cpm3iaXaNbpnZwFBdVoU1/r2KrndX4H6KPkAPVNrrWH7IcDnDc2 RxQESbIxtiycPQ8GQJ+oHwRfJrOHVtLBSUA77/8arAqP00/FabAMSPRWmWZG3K2X Dij9l+JLZsoZxSDr/6sSwysz1GcoXPEF+0EPSJ3MIJpUHKNdRvkH3uU+YcEh0YX6 5rEImtjzyq3UxkMrLRDBN1kaxKyiqWGfCyHPSJnkvOqqr9OHFek5gldyALQ== Received: from mail-oo1-f69.google.com (mail-oo1-f69.google.com [209.85.161.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4chyvf2gdt-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 26 Feb 2026 02:05:14 +0000 (GMT) Received: by mail-oo1-f69.google.com with SMTP id 006d021491bc7-679862e4413so4561475eaf.0 for ; Wed, 25 Feb 2026 18:05:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1772071514; x=1772676314; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=+nWc4h1iM5DmFVSbqSbzqsFj4rfaS5ymL17azyq0Eek=; b=E58i9CNmheepFDR6O+byfqkfueZpte6wYweqRFD5aSJxKSGKTQm9eFMNMiOR6OW0IO 8Fxvln8MRZ8fts01g976rov2afSwlqYq3tXzS/oa4rVvuEAh5v4okdaqNxIAd2e/Pats iQDL19ywoJz/KPCQ/jISx1BKkjq8ywJVXus7HMDEm8b0pV4KpVc4BM2J2qvWl3YuJ+Oc M/1bm0XGu4xun4UONhGhQ9ObnOwfFpHvnT+tOvSatvctbDCe79YJVsf7B9pRVtulMjrB mdeSk5+v9qcm4iraL4CNffzMeIF15i+uyYuoseyeHKmUHwwQzsbY3RY8hZTnwPdShbe8 DWEw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772071514; x=1772676314; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=+nWc4h1iM5DmFVSbqSbzqsFj4rfaS5ymL17azyq0Eek=; b=Wml02nOrQQMtWdDMt0o5dpwSnIwFyDon7S7eF4+RDer8VsS8D61ha0wabxRJRai+OJ B3N386hhdE03Fr1xNEUSBuegF7J+FvQEsGIKGDPsmXHjxJW+FUt/vGO2Jw4DSRQHMPhP afKIkR+QzSPssG5omx1xCGDFBqDXcJuoPiYhLa76KvZJ3lnktUVHG5q1muwVVAkzmb9H QldYzQPk6X0p+cF87KCy3NkrOODqyPrdEIWDK+ExRyH8ZAPBdgDkbyE2UOcdH3Ec1r2p 6iMxATBe5+e7fZZEIlax24Pvc0dyz2vH2IIZGK+Jn8g+8kgKvNoEczXB06/ww7BoIBXS 6qrg== X-Forwarded-Encrypted: i=1; AJvYcCVqcrDc7+pw6FG1lDyvUobTRkzIRnsNFVZAopo4QSYd2RacQwABmRZX+35KxPpsGLJACiNShkdOVqJVERQ=@vger.kernel.org X-Gm-Message-State: AOJu0YzHC6qwJy6sp5zZHIPjYb0S4JyslSK1s7HgTF4oF2xO0gmb9EiD +JgRJHTvD5yhnsqNA4QN5TtWKnc5KIIK44dMNHshsMths8Kxjn46K++2N+JqBv4dJFwil69Vtcr iqn4mZbk9cFmWTL1mgP6VOj988e3Qfa78tMRyCCeyo6rdwEMFGVKY3UP0jI2HFWb1GIw= X-Gm-Gg: ATEYQzwYNQMW0wCLo6cld0nuvPBgBxYKCIoUtYqpYs6aCFxAGApo/+zQNio2JtG+Q0f EIEi52oluQ2vfjCw4otS5KZr6fNcAOdraX1shK7Kmb7Ys53RCicA0DP0ybFzdM+V4OrUPiZk1cC DdM9a7ae6+3hz86kq4BSdfmbA+9HQQKwdNE+iLMsSdRwzNSQw2zpIee9ofl8q0/kqTCaYK0xpyC mUE8MbI190Nm/7Zk1jOWPILo6tqOcLT95IrdiQ/78idIveomjtEhystVVIE59n6DEZ8vDIiIqEJ rYn4oLycHtd6uDGU2EOVwDUpLZSfZS/CTgRO5Wm1fGw1i/XQEDPiYjQBGVznGAliD/LmI2lBBjs O9MQpxwWD0FvrzM3IsnJMs+KwtME29wwxGgnE0stKndRSvJ+Ge3EaTT67V9ivXb4yMAcymeG9pn p8 X-Received: by 2002:a05:6820:1994:b0:679:ef25:336e with SMTP id 006d021491bc7-679f3d042f6mr328413eaf.27.1772071514088; Wed, 25 Feb 2026 18:05:14 -0800 (PST) X-Received: by 2002:a05:6820:1994:b0:679:ef25:336e with SMTP id 006d021491bc7-679f3d042f6mr328387eaf.27.1772071513698; Wed, 25 Feb 2026 18:05:13 -0800 (PST) Received: from hu-songchai-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 006d021491bc7-679f2d9e8d6sm549939eaf.13.2026.02.25.18.05.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Feb 2026 18:05:13 -0800 (PST) From: Songwei Chai To: andersson@kernel.org, alexander.shishkin@linux.intel.com, mike.leach@linaro.org, konrad.dybcio@oss.qualcomm.com, suzuki.poulose@arm.com, james.clark@arm.com, krzk+dt@kernel.org, conor+dt@kernel.org Cc: Songwei Chai , linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, coresight@lists.linaro.org, devicetree@vger.kernel.org, gregkh@linuxfoundation.org, Rob Herring Subject: [PATCH v11 1/7] dt-bindings: arm: Add support for Qualcomm TGU trace Date: Wed, 25 Feb 2026 18:04:48 -0800 Message-Id: <20260226020454.3210149-2-songwei.chai@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260226020454.3210149-1-songwei.chai@oss.qualcomm.com> References: <20260226020454.3210149-1-songwei.chai@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: OwkX03O3UfciIFRe7x9C4UGV-2my56QL X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjI2MDAxNiBTYWx0ZWRfX03blm3ikPuPY Vx9rNABA8efCzs8nVrLGuXBrqyFF9pJ/DLKQayyO3PsLHnLsOJ3RUid1M15572ZWCAqcsQlANzX kWyARYCenIg8px4wXWUttnj67UrtsLz0KprSmi6talvVKvWi/vnghE318oF7kbekRNtCzvkF5QO W7WYpvYe1RWvIr9QlYnOAOaWOf3u4WFQJ3HXG7xSKWbdFS46uhPMFl0cQleT6coMngzKJpJyn7B Yu2eCy0fnERGZ2oR4z9B03xvkXTUC9XUONdS/VwEMNlhKbQQYQ6PeC+o+TsiZxf+ixFJQ4wUnkf 7vFxxjKGHBtXA/s4W3BK0heZSlXQDBMCjHgFBv0hkndgicW2/BCJMhym+xN34D8euHR9BPXjnlU wEVIH3dPzKP+Esbay9UBbjAPjWEJbZLhzypguT/GAM09UCpqk2M76UGEPHSd4QbwPKnIoNxIFU1 lGbaLSIoPsjtDVhxQ6Q== X-Proofpoint-GUID: OwkX03O3UfciIFRe7x9C4UGV-2my56QL X-Authority-Analysis: v=2.4 cv=dZWNHHXe c=1 sm=1 tr=0 ts=699faa5a cx=c_pps a=lVi5GcDxkcJcfCmEjVJoaw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=gEfo2CItAAAA:8 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=N3VNWiZ0WD7Ir0aJMQYA:9 a=rBiNkAWo9uy_4UTK5NWh:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-25_04,2026-02-25_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 clxscore=1015 suspectscore=0 lowpriorityscore=0 phishscore=0 bulkscore=0 spamscore=0 impostorscore=0 adultscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2602260016 Content-Type: text/plain; charset="utf-8" The Trigger Generation Unit (TGU) is designed to detect patterns or sequences within a specific region of the System on Chip (SoC). Once configured and activated, it monitors sense inputs and can detect a pre-programmed state or sequence across clock cycles, subsequently producing a trigger. TGU configuration space offset table x-------------------------x | | | | | | Step configuration | | space layout | coresight management | x-------------x | registers | |---> | | | | | | reserve | | | | | | |-------------------------| | |-------------| | | | | priority[3] | | step[7] |<-- | |-------------| |-------------------------| | | | priority[2] | | | | | |-------------| | ... | |Steps region | | priority[1] | | | | | |-------------| |-------------------------| | | | priority[0] | | |<-- | |-------------| | step[0] |--------------------> | | |-------------------------| | condition | | | | | | control and status | x-------------x | space | | | x-------------------------x |Timer/Counter| | | x-------------x TGU Configuration in Hardware The TGU provides a step region for user configuration, similar to a flow chart. Each step region consists of three register clusters: 1.Priority Region: Sets the required signals with priority. 2.Condition Region: Defines specific requirements (e.g., signal A reaches three times) and the subsequent action once the requirement is met. 3.Timer/Counter (Optional): Provides timing or counting functionality. Add a new tgu.yaml file to describe the bindings required to define the TGU in the device trees. Reviewed-by: Rob Herring (Arm) Signed-off-by: Songwei Chai --- .../devicetree/bindings/arm/qcom,tgu.yaml | 92 +++++++++++++++++++ 1 file changed, 92 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/qcom,tgu.yaml diff --git a/Documentation/devicetree/bindings/arm/qcom,tgu.yaml b/Document= ation/devicetree/bindings/arm/qcom,tgu.yaml new file mode 100644 index 000000000000..5b6a58ebe691 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/qcom,tgu.yaml @@ -0,0 +1,92 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +# Copyright (c) 2025 Qualcomm Innovation Center, Inc. All rights reserved. +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/qcom,tgu.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Trigger Generation Unit - TGU + +description: | + The Trigger Generation Unit (TGU) is a Data Engine which can be utilized + to sense a plurality of signals and create a trigger into the CTI or + generate interrupts to processors. The TGU is like the trigger circuit + of a Logic Analyzer. The corresponding trigger logic can be realized by + configuring the conditions for each step after sensing the signal. + Once setup and enabled, it will observe sense inputs and based upon + the activity of those inputs, even over clock cycles, may detect a + preprogrammed state/sequence and then produce a trigger or interrupt. + + The primary use case of the TGU is to detect patterns or sequences on a + given set of signals within some region to identify the issue in time + once there is abnormal behavior in the subsystem. + +maintainers: + - Mao Jinlong + - Songwei Chai + +# Need a custom select here or 'arm,primecell' will match on lots of nodes +select: + properties: + compatible: + contains: + enum: + - qcom,tgu + required: + - compatible + +properties: + compatible: + items: + - const: qcom,tgu + - const: arm,primecell + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + items: + - const: apb_pclk + + in-ports: + $ref: /schemas/graph.yaml#/properties/ports + additionalProperties: false + + properties: + port: + description: + The port mechanism here ensures the relationship between TGU and + TPDM, as TPDM is one of the inputs for TGU. It will allow TGU to + function as TPDM's helper and enable TGU when the connected + TPDM is enabled. + $ref: /schemas/graph.yaml#/properties/port + +required: + - compatible + - reg + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + tgu@10b0e000 { + compatible =3D "qcom,tgu", "arm,primecell"; + reg =3D <0x10b0e000 0x1000>; + + clocks =3D <&aoss_qmp>; + clock-names =3D "apb_pclk"; + + in-ports { + port { + tgu_in_tpdm_swao: endpoint{ + remote-endpoint =3D <&tpdm_swao_out_tgu>; + }; + }; + }; + }; +... --=20 2.34.1