From nobody Tue Apr 7 17:15:26 2026 Received: from mail-wr1-f68.google.com (mail-wr1-f68.google.com [209.85.221.68]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4546F2EDD6B for ; Thu, 26 Feb 2026 12:34:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.68 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772109271; cv=none; b=jQWDCQc33RG7vtFpIVlJGjtvs0t9VtexcVcuSbW0nAZ0sHuf9fvrqugru75EmhMC7CX3dxlO3S9iGwQ4VQYmnsUFQDaZclQGCR+RZ3s1wwkLJDcg5m8+pFbRIHYmmUd0UGoPmbJtWCPznq1RysnZSgjvZ+YW6aMwjHWZnJ//+hc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772109271; c=relaxed/simple; bh=Fb14ZMbHWSFCbI5l4Xnt+AafwH2WdWeazS5XcLdJBpU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PiBeWNjSYNuYo/aLPl1a0LZiGCRY86yptXTjqUOZlTiU3r7EzPgZvPns6TfmpBYQ1JyFgLSJO5IbOvSALBBhmbRjU+uVVGEa06HZWpAyCkE16FeinH1Lg5tIkYK5dod4LqBXQD+EMXH3LqsP1V2x13sUDvtp7CfRYr+7qp4wTO0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=nhmeTF7s; arc=none smtp.client-ip=209.85.221.68 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="nhmeTF7s" Received: by mail-wr1-f68.google.com with SMTP id ffacd0b85a97d-43992e3f9b8so824649f8f.3 for ; Thu, 26 Feb 2026 04:34:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1772109269; x=1772714069; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=lD5KPsmZFgAJkA+qIS4dUtEngpbV+kIY4VWOK3YvjjE=; b=nhmeTF7s+VIRTEmh0Q9hYGs20ut0Po6s9KLxpUxTGqXmu22CW5DLAepfeL4TXl0ovC kVz6iAFVMrrmE+p+e6vtJl93XN/aIMS8OW8AgtX2bywzHqXAFCEXEEXaFqlmPgLxvbJ9 fLjvyvpjDmxh2XYNbqeBVpHLBr4JwKKOSguTcJtPqVJGwipxmrxYQtwN92LOEv5Oe7sN 8L43sgR98/o3igLdKrTQgfNpGlBibXBZRniIbweBpG6A/80PBlBkcJLWBOUNzF+CjRPe bDp1DJZNEe+nUxw3dCgAbqbj8Rsa3Pb7+1GHkVCfMtVx2zNbwmNSjHpMNqJZV90n2snT qG1g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772109269; x=1772714069; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=lD5KPsmZFgAJkA+qIS4dUtEngpbV+kIY4VWOK3YvjjE=; b=T6HOzJIIiR+gVYYIycaLz1ZYs3kG0icNIa7a5T2buPG05JvWTlaU+afUL8VcoJyWjC Oj3sfK2vr8vslsPXbkHbSnGxCN8gjatC177ChEtaFVn3YZs3+2yNYr79Zi9pUayf5z/F cLSeZEj3ocBuvmZHnoauCRLnWBpyO0N+VT7m/mVhins7x3g6Nhg2nar3sBxS5+lyP3n5 91PhobcaCTVK8UTEjNHi30ruZEo8HYbhZQZzkF8Q5qr1hORhQ6ronansGIN34NY2TcYO c6b+VMSuG7zi6Thubfo1XPqGs+CWlJtTbhcLhtxzn9RpsgpHd/wAMbJotLkdfAbxizMO 2Q8g== X-Forwarded-Encrypted: i=1; AJvYcCXQMXb1Mmx8oW8+qzphU2IMFqxUso5Uti5hWIUA091LFqGmpKNIiDKdZ2Z8FAnUo6aE2Dy+PJSsPcgp+LI=@vger.kernel.org X-Gm-Message-State: AOJu0YzUG1LT6hQ9YoxaRvZwSaWGQjVJFRPOdGjhRnysS6de6fCLb8z3 PsXYc7nY+4UDr+D/9CaD4VVfBbcBydxngWTwJmIZHQsw6EvzlzpziuMRaBGApHbyP3Q= X-Gm-Gg: ATEYQzwb+0TR4Fy6V15q94rtRCXILeuiOX2C4207YlfXV8zTsRyl/Lw4jLi7iUEAXA/ BpME52kHseUeGaRD/oPdtC9db4tXaNcd82vrDG9WqEglYS15hG1B2qdc/fAETUFd8rBqN3CwrwT jn+tD16ku66qm5FECjABR8y6Lruh/Tqmj7qqyvyJBL8/ixbpA7/EU15TAdOQf2Mx2tPp323K1ae n0oakgq8/5RbZbwEcQq8ILaexjD+U1a+4xVqvhJakSw6XGpIjK/yEMs8RTt1zUs15ArQS9PhhwS MGngLzTe8QoBr8fxOePjOl915enu1L87VlN+7N1TuJPqZqgvwA0qDHN2wy4QsHEc87H1PYlQl/c LyYTGE3Nvk2EihLHUhqZi+02wn/uD5F3hnRa5JYeed1BVyWSpPvMV4P59MSSUbJTvW14Y3xFj3X OjvAnJLg9AdnNXJ6pYav29Y211Qpf5Ge5rg1k0RxR8Y6L3HOp3a/ckwkCZiJpzOC0W X-Received: by 2002:a05:6000:25c3:b0:439:704a:9838 with SMTP id ffacd0b85a97d-439942a422fmr7535125f8f.19.1772109268652; Thu, 26 Feb 2026 04:34:28 -0800 (PST) Received: from [192.168.0.35] (188-141-3-146.dynamic.upc.ie. [188.141.3.146]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43970d40004sm40800663f8f.21.2026.02.26.04.34.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Feb 2026 04:34:27 -0800 (PST) From: Bryan O'Donoghue Date: Thu, 26 Feb 2026 12:34:25 +0000 Subject: [PATCH v3 1/2] dt-bindings: phy: qcom: Add CSI2 C-PHY/DPHY schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260226-x1e-csi2-phy-v3-1-11e608759410@linaro.org> References: <20260226-x1e-csi2-phy-v3-0-11e608759410@linaro.org> In-Reply-To: <20260226-x1e-csi2-phy-v3-0-11e608759410@linaro.org> To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong Cc: Bryan O'Donoghue , Vladimir Zapolskiy , linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Bryan O'Donoghue X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=4179; i=bryan.odonoghue@linaro.org; h=from:subject:message-id; bh=Fb14ZMbHWSFCbI5l4Xnt+AafwH2WdWeazS5XcLdJBpU=; b=owEBbQKS/ZANAwAKASJxO7Ohjcg6AcsmYgBpoD3UAtH5OWrfI2Nzrg61AauaeQ+EKtK0s9CRd kFZkDKQz5iJAjMEAAEKAB0WIQTmk/sqq6Nt4Rerb7QicTuzoY3IOgUCaaA91AAKCRAicTuzoY3I Ooc3EACde/1mls/OZ5YIwdSIyNFbLxLe5xeEYl95RXJBrTSIZdPMcNOq1M7juovHYI2ium70DLp Cw32/JoAWQHmfsJbxP4oD+602/FOCAj6RY6K6vK8Q+ToMZRcPzLrObmIrUZnvbfFJXuyk109z3K wht2iAsbOxuoRIlXMhZFBxjY2hLztnkOplXlU+Z2g+KPvHbzC1B0XIRjjmkBcAucxm2VQC1TxYR dp+Vca9vg+sS+r0IpEGmy6cHgmlF/AWK9O0DfaXgJiHArOn86noGlOFn1JclG/iQo09OV96YHzC 5Qnfyu9jH0abLcoN+pTKEZJ4RxbwlDrs6L5z0nOc8WOwXfBdkUtSWuBQ2MiO2QixvGiktksQBDy vgYP/adlK39lp88AInfn3kZo3nW7NkSrxa7M+CTNLYWih8dxe+Rqj0yKR818/HUg4+P1u7ULTp8 VVO5+HPU8pEAXgNJTPlCgYrkkpkWEf3BMd/to651taRP7VG8zOU30VVzsME0ZSXHYxDqXIhRcJQ UtawfKc/f9cfLAKciY27ZAkYWPU0AhxdifCAN3AhCeCKRoCS4v4dkyQ2qaBxhQ6FU/arLklyQ/X +9HA++9Yp/01KmkXRfsubndsiohiesUI5vI7hsMGwSCRaN7/jnFUo3Ozfc/KHtghn3BZzpYX8L/ OlQKy+tem1ap41g== X-Developer-Key: i=bryan.odonoghue@linaro.org; a=openpgp; fpr=E693FB2AABA36DE117AB6FB422713BB3A18DC83A Add a base schema initially compatible with x1e80100 to describe MIPI CSI2 PHY devices. The hardware can support both C-PHY and D-PHY modes. The CSIPHY devices have their own pinouts on the SoC as well as their own individual voltage rails. The need to model voltage rails on a per-PHY basis leads us to define CSIPHY devices as individual nodes. Two nice outcomes in terms of schema and DT arise from this change. 1. The ability to define on a per-PHY basis voltage rails. 2. The ability to require those voltage. We have had a complete bodge upstream for this where a single set of voltage rail for all CSIPHYs has been buried inside of CAMSS. Much like the I2C bus which is dedicated to Camera sensors - the CCI bus in CAMSS parlance, the CSIPHY devices should be individually modelled. Signed-off-by: Bryan O'Donoghue --- .../bindings/phy/qcom,x1e80100-csi2-phy.yaml | 114 +++++++++++++++++= ++++ 1 file changed, 114 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,x1e80100-csi2-phy.y= aml b/Documentation/devicetree/bindings/phy/qcom,x1e80100-csi2-phy.yaml new file mode 100644 index 0000000000000..c937d26ccbda9 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/qcom,x1e80100-csi2-phy.yaml @@ -0,0 +1,114 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/qcom,x1e80100-csi2-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm CSI2 PHY + +maintainers: + - Bryan O'Donoghue + +description: + Qualcomm MIPI CSI2 C-PHY/D-PHY combination PHY. Connects MIPI CSI2 senso= rs + to Qualcomm's Camera CSI Decoder. The PHY supports both C-PHY and D-PHY + modes. + +properties: + compatible: + const: qcom,x1e80100-csi2-phy + + reg: + maxItems: 1 + + "#phy-cells": + const: 1 + + clocks: + maxItems: 4 + + clock-names: + items: + - const: csiphy + - const: csiphy_timer + - const: camnoc_axi + - const: cpas_ahb + + interrupts: + maxItems: 1 + + operating-points-v2: + maxItems: 1 + + power-domains: + maxItems: 1 + + vdda-0p8-supply: + description: Phandle to a 0.8V regulator supply to a PHY. + + vdda-1p2-supply: + description: Phandle to 1.2V regulator supply to a PHY. + +required: + - compatible + - reg + - "#phy-cells" + - clocks + - clock-names + - interrupts + - operating-points-v2 + - power-domains + - vdda-0p8-supply + - vdda-1p2-supply + +additionalProperties: false + +examples: + - | + #include + #include + #include + #include + + csiphy@ace4000 { + compatible =3D "qcom,x1e80100-csi2-phy"; + reg =3D <0x0ace4000 0x2000>; + #phy-cells =3D <1>; + + clocks =3D <&camcc CAM_CC_CSIPHY0_CLK>, + <&camcc CAM_CC_CSI0PHYTIMER_CLK>, + <&camcc CAM_CC_CAMNOC_AXI_RT_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>; + clock-names =3D "csiphy", + "csiphy_timer", + "camnoc_axi", + "cpas_ahb"; + + operating-points-v2 =3D <&csiphy_opp_table>; + + interrupts =3D ; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + vdda-0p8-supply =3D <&vreg_l2c_0p8>; + vdda-1p2-supply =3D <&vreg_l1c_1p2>; + }; + + csiphy_opp_table: opp-table-csiphy { + compatible =3D "operating-points-v2"; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-400000000 { + opp-hz =3D /bits/ 64 <400000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-480000000 { + opp-hz =3D /bits/ 64 <480000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + }; --=20 2.52.0