From nobody Tue Apr 7 18:51:41 2026 Received: from mail-pl1-f177.google.com (mail-pl1-f177.google.com [209.85.214.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AD52242DFFF for ; Thu, 26 Feb 2026 16:13:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772122432; cv=none; b=f30u/r5hzfzaZD6SFeIPiGFRAiVqmtSbOz8KG7wnnXxEN5ZLNAiOzvh/ZxIuhO44EGDsG5M4B3+3k6sJ/L+jKfw1SwmSCXZWMc23QWkJKbH+hnGstPuWfr2eVFcMQHxjY0eQm+RJzQ2yulzUB50TkzeNaKw9NAu6JHrmXiQjJS8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772122432; c=relaxed/simple; bh=ihBzXRccR+HCkaBr9qoQpHHAcWNJIBrlT7SFdsXjHBA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=kJSUeTdw0EuEXIew1YRDd1HuvM6+OOst/yoZfPH7McWSMWsQ0q5I6zSPOZcdQaWJPpy7W2s3D9gLmxBJ+9RH5PcFNqOH5nraAbV8dYLgn280GsIq2eukQSeZcoJvVfrW4weIizAbxaqGM6N8EiGEiEr0Fv+G6q4Cfqi80y3tCuQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=H50Y63zX; arc=none smtp.client-ip=209.85.214.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="H50Y63zX" Received: by mail-pl1-f177.google.com with SMTP id d9443c01a7336-2addb31945aso7272305ad.1 for ; Thu, 26 Feb 2026 08:13:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772122431; x=1772727231; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=7DhZk4iWlSuUnzj11NOqHHhy/raWDALC0iIdSjjMA3w=; b=H50Y63zXoTuVT0wWfQ2kIFZWLy/wKwfRfFCGXgmEnmU57GfcTEAZbHx8r/dB/Wv9zB W27jWjeo/R0dRAdefTjuC/3vB/564dtxfgf/SVQEYJXI7bzxROjdmPXnfPnre4saS23V ta79dDmEp92ZFhDyVlEMQe+yLu1LeoZE84IpfZT151PmbCHDzi16BAPtkboqxzwsDMop 0R4w6HZ1VNbofH7ag9U1CWT+Vt3/R1zg21dXZti31h5oYg8+RepXGcFQDJ1RW3JNGiW/ aiaJAB/rs8zxukpoPLDP+BZ4YxyZTtzvZIyKk6Lqx7hO06AmC+ZdW6F3Si/6IHKvqNoM r+yA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772122431; x=1772727231; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=7DhZk4iWlSuUnzj11NOqHHhy/raWDALC0iIdSjjMA3w=; b=SBOEI1ODIxa2JJ8xK6RIvHKuQ/Fle4fWBRXh6F8qKFS+Dt5CegjqXdzbRa1AF7mwBQ eQVTRzKt/b7mx8S33RcrPhq7hptPIDQespX1t7vP+0bATAGWoidt/KSLhatje7lIW2fI zGn2k+Gv3hian48928mPoN3V+C2KQlc29OekbEKP/FxAcnBw7AklKpGHC7bQ5B7WEYqo Wm/5iKplu06DrYA8+WoAQJeFxBIQrV6YVxkd3kWWYygHJ4KA/cTYPiyQBHLiVh4dGiVj Y9ERPKwGQxCYpak0fxnfw+L2jBRz8XEmZVy/ELeE1e32EbMxTEtzPlPREdg5rijvcCHG tMmw== X-Forwarded-Encrypted: i=1; AJvYcCWrs2Cv/wIR6ZAIO50hIwtbMhssPwAYdHGgonp8W4C8YCobPqftsxDSxfeDpCo5iIhZjKnE7fX1BD6nMic=@vger.kernel.org X-Gm-Message-State: AOJu0YxJqqK4nBfDvolUxQVShvEj5Lsaozyq9CbE6Rjin4Cx6Xxhfb4U rqibDsWJHRdlKXJJv4cq7Dw6asanWnoBFflXjUWJ1cOQAQWclJ7e1K0s X-Gm-Gg: ATEYQzx68ehLFDS+40stp+9fqD8n1vGhqtVqcsAp78VJLdS2fg3hjRLIMH5/gDJI0tj 7g2LQ0q/NUSWQOVoZJmfdVUagHmMImVUTnx/FryuNpp3KPNpR+azYn09TpUF/BNr1yTnWqIua0W XegLlAJja8XKXcSJj7gqNg9tjGbBFZRGYlMq01xWt4nhEJyS5Ht3b+05xhPdP+49dETXvzVLsjb IoCcHaWHdzA9XOxuHPn9JFSle/rhcrGPExy54AH6yG6AA/wRfksC0Y9j/mSBdCq5HkrzFwYr98+ BBKIJmDXja2w4lTsA1k0NOafIgCyuEsDDGbVfQ/+OPxF4PQL+8sjjhu+MmcPaoiDwjhN5IHZpqC AKEyR5QWpTJsJKvGK4Pbqr8yNBd4J8H+6H0reS/IueEfo175mwQJLnBKJvDiKEct2imbC51B2Qh sD0VNvx/khTUENqwHdxlHz3bS1Erf0zVw7cDxNpb/kAITv0g== X-Received: by 2002:a17:903:2ece:b0:2aa:e075:c914 with SMTP id d9443c01a7336-2ad7441b03amr215547465ad.15.1772122431009; Thu, 26 Feb 2026 08:13:51 -0800 (PST) Received: from LAPTOP-872M7T80.localdomain ([122.183.54.8]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2adfb6a0432sm44384595ad.52.2026.02.26.08.13.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Feb 2026 08:13:50 -0800 (PST) From: Akhila YS Date: Thu, 26 Feb 2026 16:13:34 +0000 Subject: [PATCH v3 2/5] dt-bindings: arm: atmel,at91sam9260-pit: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260226-arm-microchip-v3-2-0bda15abd922@gmail.com> References: <20260226-arm-microchip-v3-0-0bda15abd922@gmail.com> In-Reply-To: <20260226-arm-microchip-v3-0-0bda15abd922@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Nicolas Ferre , Claudiu Beznea , Alexandre Belloni Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Akhila YS X-Mailer: b4 0.14.3 Convert Atmel Periodic interval timer (PIT) binding to YAML format. Signed-off-by: Akhila YS --- .../bindings/arm/atmel,at91sam9260-pit.yaml | 49 ++++++++++++++++++= ++++ .../devicetree/bindings/arm/atmel-sysregs.txt | 6 --- 2 files changed, 49 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/atmel,at91sam9260-pit.ya= ml b/Documentation/devicetree/bindings/arm/atmel,at91sam9260-pit.yaml new file mode 100644 index 000000000000..d1bdc4a4f9e0 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/atmel,at91sam9260-pit.yaml @@ -0,0 +1,49 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/atmel,at91sam9260-pit.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel AT91SAM9260 Periodic Interval Timer (PIT) + +maintainers: + - Nicolas Ferre + - Claudiu Beznea + +description: + The Periodic Interval Timer (PIT) is part of the System Controller of + various Microchip 32-bit ARM-based SoCs (formerly Atmel AT91 series). + It is a simple down-counter timer used mainly as the kernel tick source. + The PIT is clocked from the slow clock and shares a single IRQ line with + other System Controller peripherals. + +properties: + compatible: + const: atmel,at91sam9260-pit + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + +unevaluatedProperties: false + +examples: + - | + #include + timer@fffffd30 { + compatible =3D "atmel,at91sam9260-pit"; + reg =3D <0xfffffd30 0x10>; + interrupts =3D <1 IRQ_TYPE_LEVEL_HIGH>; + clocks =3D <&clk32k>; + }; +... diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Docu= mentation/devicetree/bindings/arm/atmel-sysregs.txt index 4ee18112586d..70059f66f2b4 100644 --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt +++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt @@ -1,11 +1,5 @@ Atmel system registers =20 -PIT Timer required properties: -- compatible: Should be "atmel,at91sam9260-pit" -- reg: Should contain registers location and length -- interrupts: Should contain interrupt for the PIT which is the IRQ line - shared across all System Controller members. - PIT64B Timer required properties: - compatible: Should be "microchip,sam9x60-pit64b" or "microchip,sam9x7-pit64b", "microchip,sam9x60-pit64b" --=20 2.43.0