From nobody Tue Apr 7 17:13:29 2026 Received: from mail-pl1-f171.google.com (mail-pl1-f171.google.com [209.85.214.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 22AB642981C for ; Thu, 26 Feb 2026 16:13:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772122428; cv=none; b=h0X/dLl+Waezd8WJITLXc+Z3UyluxhEBbt2EsQXKj2CwOgGY1qDEhtrVb4bUI7WISqZyPx/DeNUL4nE4vgFUn+rT45VludEm9iPb9HAciFOflBDTbJ/79Vqr8bqaapw3jyzHewINnD0nhJnwQs/fMib9AN/XxbxsQvxISimUnzs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772122428; c=relaxed/simple; bh=52TCG1qsp4Vf5n4NZNaMMCWw1N4K4G/SeEqrPrJstK4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UMsd7Abbf4mrWjw7uFtrpBqmjQcT10js2XT2OQ2XmJexFE7AqoQC/B+M5BgMXk4pvIKJdNZzpOiZHyeBc6l7eVWHnOSBhryrnvF01vI4tDAbrzGKNNuO7kXRQg6cNYlGWUGlAh4IuCvDd1omhrk4ADEjYy0TMFy8hTtntZSX/gg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=VYhx6d1X; arc=none smtp.client-ip=209.85.214.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="VYhx6d1X" Received: by mail-pl1-f171.google.com with SMTP id d9443c01a7336-2aadc18f230so6742325ad.3 for ; Thu, 26 Feb 2026 08:13:47 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772122426; x=1772727226; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=joFWr06FeJI623EHr798LyyPcGvBM73LqMWCNipZMCk=; b=VYhx6d1Xokqt1mB770W0Rwc6uHsMRPyeBBMBICy7nn17zuGeFhsnsW4//CpIrQx2BO 5AIP+3qn/mrIxXUD+BiuUFPyLXhb5zwlhIRvKs4RqERNBhz69hf5DWrzx6X4Bd/7O3n4 ztxLB0dFVPOBLcEwrNW/dZoRgJleyMD3MkHtQf+UoxhgyMA6WMFpQp9w2D+mMf9HUXmU ih6LW/fTArnHzlRwOR/oYs92np/knz/ruNR5ug+ECAT8YLt9oCI9p2EurBm4h8KyB81J P3IRbtJ2a4d506AFHDV8EK+AJqSDOAXUXVcdFD18DYzPifmEisRp9leJQs0H8xd09evE Hq1Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772122426; x=1772727226; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=joFWr06FeJI623EHr798LyyPcGvBM73LqMWCNipZMCk=; b=LMA3DhI3N4lZb09xtfouYttJlNHkueLfOT4knNsRTqOyyLbAgTmc1nhjHGIHfhiOsC 36x5wXg9qmGnSfcr2+waMlrnbdqCPggpGUt4X2naT56rMiQuB9yIjNY2R40wk6Mttm/k drd5L8AiWpUDteZij7iCRQDcmoOrdhOtaX4nTMgZwgn+5zNuwCg0Krt1swUVkaUVDufz CP5I+6eHU1R4iyn1s01R2qHt6glLOd0QyS5Zp/2FXMTBjBw/UKUGXepLfrgPHPXDAqAk uEurjxykQFsh7iDjYBQ/0+qFk6LOAOMwE3bLovxORbc87W8NvpQsKWBx0qfUpPueyQiA a1IQ== X-Forwarded-Encrypted: i=1; AJvYcCVqMTyl/pXLWF4MnO9hwGk2RWrK8qnugSdXf1HFZNut6FLKYtyuQK+XuVqcJ0bV6FN+PvDCABAmELbQLYw=@vger.kernel.org X-Gm-Message-State: AOJu0Yx+NYMGWB5fubSb5jeNWvOH5oFLp6NQtpWhhO05FjGYHDF1f93f hW24v5sbpZ8Lrvx85Jy6HLGlwB3En9rpOpFiIbsDi09Jy6wvoQ8inMYH X-Gm-Gg: ATEYQzzkqqOccefbfvtV6B6vOQj3nv2x9glR4+jJ9tO/Z3DKezxApBzlwb+uXB+KrWv 4pqBJ/LDcHMEav6RqcTOPY36ueIzTC0sEJN3C3tyTlRJ695QmL7DgMueLSCdeyHZP/tf3OilnTN 7r1CPkiN4Y723bu31fDnqSHjd18vXpCg9HM8bIu4V2Inkscxez4O8iZhZL7XunEzewMz/C/nJo7 8xf8ZXg0WDwkFeVn7za1c0xHpatF13QJ1y88wQI+KJYVMD43QIkXL9bpjDxo78rwVknAD+Be8vS XaklFLbuyXqtTCXFvkVaKP2Xy41c0gXxrDIk4Lr2iC9n2SnuDNS6tVJ2oZtFJCc1Yp1E/vOgrOb S+n4UVWX33dPfaxs861QePDMi1qYKuoGmV7IqQ5dpbjQGwDJ4cZEr3dytwg8wT9kYIIJ7bWDXHH Bo7w8QR1WeOXJgywgBBW9j4Ct0GJhCfXIJttrF/71CtXUO2g== X-Received: by 2002:a17:903:4405:b0:2aa:ecec:a447 with SMTP id d9443c01a7336-2ade9a3705emr42787935ad.36.1772122426447; Thu, 26 Feb 2026 08:13:46 -0800 (PST) Received: from LAPTOP-872M7T80.localdomain ([122.183.54.8]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2adfb6a0432sm44384595ad.52.2026.02.26.08.13.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Feb 2026 08:13:45 -0800 (PST) From: Akhila YS Date: Thu, 26 Feb 2026 16:13:33 +0000 Subject: [PATCH v3 1/5] dt-bindings: arm: microchip,sama7g5-chipid : convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260226-arm-microchip-v3-1-0bda15abd922@gmail.com> References: <20260226-arm-microchip-v3-0-0bda15abd922@gmail.com> In-Reply-To: <20260226-arm-microchip-v3-0-0bda15abd922@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Nicolas Ferre , Claudiu Beznea , Alexandre Belloni Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Akhila YS X-Mailer: b4 0.14.3 Convert Atmel system registers binding to YAML format. Signed-off-by: Akhila YS Acked-by: Conor Dooley --- .../devicetree/bindings/arm/atmel-sysregs.txt | 5 --- .../bindings/arm/microchip,sama7g5-chipid.yaml | 41 ++++++++++++++++++= ++++ 2 files changed, 41 insertions(+), 5 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Docu= mentation/devicetree/bindings/arm/atmel-sysregs.txt index 5ce54f9befe6..4ee18112586d 100644 --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt +++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt @@ -1,10 +1,5 @@ Atmel system registers =20 -Chipid required properties: -- compatible: Should be "atmel,sama5d2-chipid" or "microchip,sama7g5-chipi= d" - "microchip,sama7d65-chipid" -- reg : Should contain registers location and length - PIT Timer required properties: - compatible: Should be "atmel,at91sam9260-pit" - reg: Should contain registers location and length diff --git a/Documentation/devicetree/bindings/arm/microchip,sama7g5-chipid= .yaml b/Documentation/devicetree/bindings/arm/microchip,sama7g5-chipid.yaml new file mode 100644 index 000000000000..4fdb068be929 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/microchip,sama7g5-chipid.yaml @@ -0,0 +1,41 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/microchip,sama7g5-chipid.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel/Microchip RAMC SDRAM/DDR Controller + +maintainers: + - Nicolas Ferre + - Claudiu Beznea + +description: + This binding describes the Atmel/Microchip Chip ID register block used + for SoC identification and revision information. It requires compatible + strings matching specific SoC families and a reg property defining the + register address and size. + +properties: + compatible: + enum: + - atmel,sama5d2-chipid + - microchip,sama7g5-chipid + - microchip,sama7d65-chipid + + reg: + maxItems: 1 + +required: + - compatible + - reg + +unevaluatedProperties: false + +examples: + - | + chipid@fc069000 { + compatible =3D "atmel,sama5d2-chipid"; + reg =3D <0xfc069000 0x8>; + }; +... --=20 2.43.0 From nobody Tue Apr 7 17:13:29 2026 Received: from mail-pl1-f177.google.com (mail-pl1-f177.google.com [209.85.214.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AD52242DFFF for ; Thu, 26 Feb 2026 16:13:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772122432; cv=none; b=f30u/r5hzfzaZD6SFeIPiGFRAiVqmtSbOz8KG7wnnXxEN5ZLNAiOzvh/ZxIuhO44EGDsG5M4B3+3k6sJ/L+jKfw1SwmSCXZWMc23QWkJKbH+hnGstPuWfr2eVFcMQHxjY0eQm+RJzQ2yulzUB50TkzeNaKw9NAu6JHrmXiQjJS8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772122432; c=relaxed/simple; bh=ihBzXRccR+HCkaBr9qoQpHHAcWNJIBrlT7SFdsXjHBA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=kJSUeTdw0EuEXIew1YRDd1HuvM6+OOst/yoZfPH7McWSMWsQ0q5I6zSPOZcdQaWJPpy7W2s3D9gLmxBJ+9RH5PcFNqOH5nraAbV8dYLgn280GsIq2eukQSeZcoJvVfrW4weIizAbxaqGM6N8EiGEiEr0Fv+G6q4Cfqi80y3tCuQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=H50Y63zX; arc=none smtp.client-ip=209.85.214.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="H50Y63zX" Received: by mail-pl1-f177.google.com with SMTP id d9443c01a7336-2addb31945aso7272305ad.1 for ; Thu, 26 Feb 2026 08:13:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772122431; x=1772727231; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=7DhZk4iWlSuUnzj11NOqHHhy/raWDALC0iIdSjjMA3w=; b=H50Y63zXoTuVT0wWfQ2kIFZWLy/wKwfRfFCGXgmEnmU57GfcTEAZbHx8r/dB/Wv9zB W27jWjeo/R0dRAdefTjuC/3vB/564dtxfgf/SVQEYJXI7bzxROjdmPXnfPnre4saS23V ta79dDmEp92ZFhDyVlEMQe+yLu1LeoZE84IpfZT151PmbCHDzi16BAPtkboqxzwsDMop 0R4w6HZ1VNbofH7ag9U1CWT+Vt3/R1zg21dXZti31h5oYg8+RepXGcFQDJ1RW3JNGiW/ aiaJAB/rs8zxukpoPLDP+BZ4YxyZTtzvZIyKk6Lqx7hO06AmC+ZdW6F3Si/6IHKvqNoM r+yA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772122431; x=1772727231; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=7DhZk4iWlSuUnzj11NOqHHhy/raWDALC0iIdSjjMA3w=; b=SBOEI1ODIxa2JJ8xK6RIvHKuQ/Fle4fWBRXh6F8qKFS+Dt5CegjqXdzbRa1AF7mwBQ eQVTRzKt/b7mx8S33RcrPhq7hptPIDQespX1t7vP+0bATAGWoidt/KSLhatje7lIW2fI zGn2k+Gv3hian48928mPoN3V+C2KQlc29OekbEKP/FxAcnBw7AklKpGHC7bQ5B7WEYqo Wm/5iKplu06DrYA8+WoAQJeFxBIQrV6YVxkd3kWWYygHJ4KA/cTYPiyQBHLiVh4dGiVj Y9ERPKwGQxCYpak0fxnfw+L2jBRz8XEmZVy/ELeE1e32EbMxTEtzPlPREdg5rijvcCHG tMmw== X-Forwarded-Encrypted: i=1; AJvYcCWrs2Cv/wIR6ZAIO50hIwtbMhssPwAYdHGgonp8W4C8YCobPqftsxDSxfeDpCo5iIhZjKnE7fX1BD6nMic=@vger.kernel.org X-Gm-Message-State: AOJu0YxJqqK4nBfDvolUxQVShvEj5Lsaozyq9CbE6Rjin4Cx6Xxhfb4U rqibDsWJHRdlKXJJv4cq7Dw6asanWnoBFflXjUWJ1cOQAQWclJ7e1K0s X-Gm-Gg: ATEYQzx68ehLFDS+40stp+9fqD8n1vGhqtVqcsAp78VJLdS2fg3hjRLIMH5/gDJI0tj 7g2LQ0q/NUSWQOVoZJmfdVUagHmMImVUTnx/FryuNpp3KPNpR+azYn09TpUF/BNr1yTnWqIua0W XegLlAJja8XKXcSJj7gqNg9tjGbBFZRGYlMq01xWt4nhEJyS5Ht3b+05xhPdP+49dETXvzVLsjb IoCcHaWHdzA9XOxuHPn9JFSle/rhcrGPExy54AH6yG6AA/wRfksC0Y9j/mSBdCq5HkrzFwYr98+ BBKIJmDXja2w4lTsA1k0NOafIgCyuEsDDGbVfQ/+OPxF4PQL+8sjjhu+MmcPaoiDwjhN5IHZpqC AKEyR5QWpTJsJKvGK4Pbqr8yNBd4J8H+6H0reS/IueEfo175mwQJLnBKJvDiKEct2imbC51B2Qh sD0VNvx/khTUENqwHdxlHz3bS1Erf0zVw7cDxNpb/kAITv0g== X-Received: by 2002:a17:903:2ece:b0:2aa:e075:c914 with SMTP id d9443c01a7336-2ad7441b03amr215547465ad.15.1772122431009; Thu, 26 Feb 2026 08:13:51 -0800 (PST) Received: from LAPTOP-872M7T80.localdomain ([122.183.54.8]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2adfb6a0432sm44384595ad.52.2026.02.26.08.13.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Feb 2026 08:13:50 -0800 (PST) From: Akhila YS Date: Thu, 26 Feb 2026 16:13:34 +0000 Subject: [PATCH v3 2/5] dt-bindings: arm: atmel,at91sam9260-pit: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260226-arm-microchip-v3-2-0bda15abd922@gmail.com> References: <20260226-arm-microchip-v3-0-0bda15abd922@gmail.com> In-Reply-To: <20260226-arm-microchip-v3-0-0bda15abd922@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Nicolas Ferre , Claudiu Beznea , Alexandre Belloni Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Akhila YS X-Mailer: b4 0.14.3 Convert Atmel Periodic interval timer (PIT) binding to YAML format. Signed-off-by: Akhila YS Acked-by: Conor Dooley --- .../bindings/arm/atmel,at91sam9260-pit.yaml | 49 ++++++++++++++++++= ++++ .../devicetree/bindings/arm/atmel-sysregs.txt | 6 --- 2 files changed, 49 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/atmel,at91sam9260-pit.ya= ml b/Documentation/devicetree/bindings/arm/atmel,at91sam9260-pit.yaml new file mode 100644 index 000000000000..d1bdc4a4f9e0 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/atmel,at91sam9260-pit.yaml @@ -0,0 +1,49 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/atmel,at91sam9260-pit.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel AT91SAM9260 Periodic Interval Timer (PIT) + +maintainers: + - Nicolas Ferre + - Claudiu Beznea + +description: + The Periodic Interval Timer (PIT) is part of the System Controller of + various Microchip 32-bit ARM-based SoCs (formerly Atmel AT91 series). + It is a simple down-counter timer used mainly as the kernel tick source. + The PIT is clocked from the slow clock and shares a single IRQ line with + other System Controller peripherals. + +properties: + compatible: + const: atmel,at91sam9260-pit + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + +unevaluatedProperties: false + +examples: + - | + #include + timer@fffffd30 { + compatible =3D "atmel,at91sam9260-pit"; + reg =3D <0xfffffd30 0x10>; + interrupts =3D <1 IRQ_TYPE_LEVEL_HIGH>; + clocks =3D <&clk32k>; + }; +... diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Docu= mentation/devicetree/bindings/arm/atmel-sysregs.txt index 4ee18112586d..70059f66f2b4 100644 --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt +++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt @@ -1,11 +1,5 @@ Atmel system registers =20 -PIT Timer required properties: -- compatible: Should be "atmel,at91sam9260-pit" -- reg: Should contain registers location and length -- interrupts: Should contain interrupt for the PIT which is the IRQ line - shared across all System Controller members. - PIT64B Timer required properties: - compatible: Should be "microchip,sam9x60-pit64b" or "microchip,sam9x7-pit64b", "microchip,sam9x60-pit64b" --=20 2.43.0 From nobody Tue Apr 7 17:13:29 2026 Received: from mail-pl1-f172.google.com (mail-pl1-f172.google.com [209.85.214.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 48D9444A72C for ; Thu, 26 Feb 2026 16:13:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.172 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772122437; cv=none; b=TSyAPXtYLTzrccm7GuT7YSHDXLLKhmWdr2v2L2sRDzyswkeR+M6U5X3orYbYfZLODXN4rKI8H6aVA8Mr0VvfxBAP1IHH+wOGf0s7rC1J5mV0bNbr52ZPa5AiGpYVQyDjP2eOqBssivmdJWTId+pk3gzU8OJVOMbucC1/txfuzJQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772122437; c=relaxed/simple; bh=yBfGTXJZuqNJlbhyelQM6Tm4pPHQV4GvFhASmBmQRqI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=YST6NJ9cI6fGbK4g2vBlcsBnaJC6GB/ICdKQGSpmNTnZ+8yXWgaLlHW86HTjWqBA4LnqaawqS5JRJxGQQhp7ZZxNEuDT7zszwrR6S0VYnzQ4Ov07g0hfMf5IGY6Qd4x5SywkZrOY76g02Jx7IOsLxkoVYD1Fw42OgvlxXAn+AjE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=RexdVJcy; arc=none smtp.client-ip=209.85.214.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="RexdVJcy" Received: by mail-pl1-f172.google.com with SMTP id d9443c01a7336-2ad9f316d68so4876875ad.2 for ; Thu, 26 Feb 2026 08:13:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772122436; x=1772727236; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=YSWTbNL/6QdNnBgGRc4rlVRWsEK1pvjK/NfqqE+tJ94=; b=RexdVJcylnLHcNwQAw6zqsQJH0GbhsSl/CoPse4CFdqA8GkD9E4zqwanc/Q40jVfAq Mu6JumX1l+GaKX1hI441h5elD/a1IESh2s2d9kCdsJPWzb3Q8BfIv1iB7r8dWtj3pNje iuxXjRtaDsZ7cWieq5fmrd77R29JHhMO7n4Ge8HiyFCPyXjJ2dkUj2BR+GKIIHkeMtls N1PT5nLN8NUum2HZ1zA4dKtfLt74oPPnNGNpMbykstzOU360UXpEedGqqiEGNdV5Gu/X zkLA6yviNorPocotIqw3lY+wVxRnKgz5boY7WRJEcihF3+ZP85LA3mQwxfljCiOr52DG qRxA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772122436; x=1772727236; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=YSWTbNL/6QdNnBgGRc4rlVRWsEK1pvjK/NfqqE+tJ94=; b=GypxrSu6YaFit3zImhkMNSVc4Zp7XiKW0ftXHCnKJkhSlK+TjN7hDTGN/wlJKTIlCN uj2gGlF6VrI6UZgs8EGDMXtp+ruLVjpvRe08NcfZDPv4CIEFkpQxVVCIAj2wN2Lmj3AR D/I1gnAkHHUe0cDSB+IV2oKnQiCAiGXxjUAKDtUECh/N/m5pt0UykrEdpuQIQC6fT4Du B+aLgks5rzy902Smiv5uGDSBo30rLIQkdXOYMMsf4EhvVjt5Qr3NyL+Lh0dpNJ0OXhs8 eGRKP4nAQ6RBROHPJ9wQs2afdNgzO+1F7mpaexz2xHD2OEMicHtHqO1/bu6SVJIRgT9N jwCg== X-Forwarded-Encrypted: i=1; AJvYcCVeI01VQwNhHVtDvKzw0dxubZTuS2gjhuejTlqFA+zJZMLO4iKK5dezmcXqFaJVEwGwiMySPy8P+0hROxw=@vger.kernel.org X-Gm-Message-State: AOJu0YzopMwIziOnmUQj9iSFzKS9GIIopBSP2yTVn34dwC1nWk+riSH8 EMRnxC8XIAqypDlGojHHQvq+G9iNyw4OGnXiINSlAQEJs+Sk0+dRW/uC X-Gm-Gg: ATEYQzx6FA1HbKEEhhQ/YZ0HBieAsM0DcXaVHJ5MIb95DiG1ah4AuoZp5Zd0FQICVYb DbhS5kXoVhzZ4e0ZAnjq0KTKqgUYcvsqu0W+BdGvFebjH7cjbvEmsrYIsfOdd/autb63rqMq0JP oYwyEFxVaPy0uv9Mt3UaJMj2H9NCyrId8Oa04ApO/u8Mh/otubjqjVPcLtOaFCPg9rSqTTzY2kp AdIR2QFNWDfTMmL2UTnLGitIPd5yBW12EoPcTjLWbbSz9gWWqcUPYhoJrCLBxpIH4n7qaZvi0C1 a5YZLk9ricWG4NbpaWa2UbJMpM+3cMbZnJrIAH5jO0l06s1lUVB9W9s41D/3B6v4SMQuszVHuvN w4vrtYY48I5W4fA3JC1EWxpYjLw7ltakrcnhiaHeV0aTwMBUGnDFIHrT2qEQqrRBHI47VvCJgPY UHBC4SH+48kP6QVnZLOAtgsdE9KIUVWeBdvCFZfIebdBNRGQ== X-Received: by 2002:a17:902:ef0b:b0:2a9:47ff:101c with SMTP id d9443c01a7336-2ae035bd264mr29398815ad.46.1772122435459; Thu, 26 Feb 2026 08:13:55 -0800 (PST) Received: from LAPTOP-872M7T80.localdomain ([122.183.54.8]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2adfb6a0432sm44384595ad.52.2026.02.26.08.13.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Feb 2026 08:13:54 -0800 (PST) From: Akhila YS Date: Thu, 26 Feb 2026 16:13:35 +0000 Subject: [PATCH v3 3/5] dt-bindings: arm: microchip,sam9x60-pit64b : convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260226-arm-microchip-v3-3-0bda15abd922@gmail.com> References: <20260226-arm-microchip-v3-0-0bda15abd922@gmail.com> In-Reply-To: <20260226-arm-microchip-v3-0-0bda15abd922@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Nicolas Ferre , Claudiu Beznea , Alexandre Belloni Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Akhila YS X-Mailer: b4 0.14.3 Convert Atmel Periodic interval timer of 64bit (PIT64b) binding to YAML format. Changes during conversion: - Add missing compatible "microchip,sama7g5-pit64b" along with a fallback compatible "microchip,sam9x60-pit64b". Signed-off-by: Akhila YS Acked-by: Conor Dooley --- .../devicetree/bindings/arm/atmel-sysregs.txt | 8 --- .../bindings/arm/microchip,sam9x60-pit64b.yaml | 68 ++++++++++++++++++= ++++ 2 files changed, 68 insertions(+), 8 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Docu= mentation/devicetree/bindings/arm/atmel-sysregs.txt index 70059f66f2b4..d0561f7f465c 100644 --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt +++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt @@ -1,13 +1,5 @@ Atmel system registers =20 -PIT64B Timer required properties: -- compatible: Should be "microchip,sam9x60-pit64b" or - "microchip,sam9x7-pit64b", "microchip,sam9x60-pit64b" - "microchip,sama7d65-pit64b", "microchip,sam9x60-pit64b" -- reg: Should contain registers location and length -- interrupts: Should contain interrupt for PIT64B timer -- clocks: Should contain the available clock sources for PIT64B timer. - System Timer (ST) required properties: - compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd" - reg: Should contain registers location and length diff --git a/Documentation/devicetree/bindings/arm/microchip,sam9x60-pit64b= .yaml b/Documentation/devicetree/bindings/arm/microchip,sam9x60-pit64b.yaml new file mode 100644 index 000000000000..f00ac7e858d9 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/microchip,sam9x60-pit64b.yaml @@ -0,0 +1,68 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/microchip,sam9x60-pit64b.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip PIT64B 64-bit Periodic Interval Timer + +maintainers: + - Nicolas Ferre + - Claudiu Beznea + +description: + The Microchip PIT64B is a 64-bit periodic interval timer used in + several modern Microchip ARM SoCs including SAM9X60, SAM9X7 and + SAMA7D65 families. It provides extended timing range, flexible + clock selection and supports both periodic and one-shot interrupt + generation modes. + +properties: + compatible: + oneOf: + - const: microchip,sam9x60-pit64b + - items: + - enum: + - microchip,sama7d65-pit64b + - microchip,sama7g5-pit64b + - microchip,sam9x7-pit64b + - const: microchip,sam9x60-pit64b + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + minItems: 1 + maxItems: 2 + + clock-names: + minItems: 1 + maxItems: 2 + items: + enum: + - pclk + - gclk + +required: + - compatible + - reg + - interrupts + - clocks + +unevaluatedProperties: false + +examples: + - | + #include + #include + timer@f0028000 { + compatible =3D "microchip,sama7g5-pit64b", "microchip,sam9x60-pit6= 4b"; + reg =3D <0xf0028000 0x100>; + interrupts =3D <37 IRQ_TYPE_LEVEL_HIGH 7>; + clocks =3D <&pmc PMC_TYPE_PERIPHERAL 37>, <&pmc PMC_TYPE_GCK 37>; + clock-names =3D "pclk", "gclk"; + }; +... --=20 2.43.0 From nobody Tue Apr 7 17:13:29 2026 Received: from mail-pg1-f174.google.com (mail-pg1-f174.google.com [209.85.215.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DEEAC44B698 for ; Thu, 26 Feb 2026 16:14:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772122442; cv=none; b=aCUr0KbC1kAH8KRKN9RBi0eCJWiNbSf2kiWo3KZ6Ddv0P1Q9yN9DULyJqDjJuNaz8ZRCf5W3IpsBmHnIScrf39qhEBahiqgblBbKzbMwL/G7QETUrRHpPVezP8rrOspCOLB1a6irok++J9q6TlEN9PIdLEpIO/UxRVehHw0Fl5o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772122442; c=relaxed/simple; bh=A3Vdj4/Wasior3ptVc0ONdH2LyugLoaGmrUrYqVgG4k=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=aGwGbj0mPHkt9OmLLJlFLcQ+qrwGiRe3LEa7PZVvrFo0OM0/E3gmhHpIP4Qx8dSKXR3KX8+Bmg2tFvsDeasN4qfXBEwIs4e0TFTsta1DT4gbRYdwlldhk6DXO1UD4LR0i9li8eSl+CeOi/eIvZBu8AC82JafevctYIL39pQDIno= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=aBMbxXO5; arc=none smtp.client-ip=209.85.215.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="aBMbxXO5" Received: by mail-pg1-f174.google.com with SMTP id 41be03b00d2f7-c6dd5b01e14so362501a12.0 for ; Thu, 26 Feb 2026 08:14:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772122440; x=1772727240; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=98cDGFKI0ittGN9WTwtDxfJA6FpPSB/XcdXQA2mPpIs=; b=aBMbxXO5pnXXpfpueh1BaoUB/aU6d4nzQOjwb8AoTcXl5PC3SKs+tbwNvJw+tKrdlu IKPwdqkFr6sIGCMQYpbXkERa6aPfDgL/oQ/T1Y5AbUP7k7B4lu+DvNa1mqP7gEIgRF5D j3IDpeq4Vcs3cDzrxlMXp19TT2zIh8I1sB8l18zBicS0EeobJwUt+yzZM/XeMkbKkoUN SEma6UhXEo/8abN54v2vrT6NkBpxGeKMg4IrH8veMnmKpm8DL17mGiZLJQ9C7twnHMV/ yF5ybJU6awFLY01lp1IHVcrFOK5B4pYR9RxkhacUn7NM9QxbuBf1z9trKp3rfUxVR85b 6jMg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772122440; x=1772727240; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=98cDGFKI0ittGN9WTwtDxfJA6FpPSB/XcdXQA2mPpIs=; b=FHoU3WO+F8JhVtTdx/xWTdhxPNAAw2ewZQFdyB7YLEH2edym8F/ISJyW1U3tqNGnaD p8hwNn7Y+n03WRfmhQ3MbpWkZqf8ZJWS8ahaHVHKH1EeM568rigdFltbYrpVbkX56tw1 eQDPJP0bGDWHhj1A8ArPdCouHeHHalscct4greZfdSn3HPKRRE4g8QEmhs3lmiOn1tDr Z5BgjItagp/TuiRl9ngB9ZgkxN/oGSKs6smzf6eHeWWJbMhCfkJtqccnwiyoxtfcBg6z zWGfhZWSIjWt/xPkTvQ036+fqwrUbVluWkXR4xA8hiREzf1OHZSCxPeFe4euED/6mM9S CXbQ== X-Forwarded-Encrypted: i=1; AJvYcCW6MglRmUvN3NrsedgW1pcQRhq3pnIe8zQMS9wtqpYVk1kxsltcO31++aj6kj6ML8/wXTTPa7AZAGoyD5g=@vger.kernel.org X-Gm-Message-State: AOJu0YydXY4rw5oAkJ/FJsiIRAJE4zFGkbqlmOR5Uvc0xLOBGSPGguk0 hcVkp16wBPF6xcEV0pYswKQIlYfl5rpleejcJaHsVI7cHaJ3tyyNQR7T X-Gm-Gg: ATEYQzzotWLIijz70bNxKh/FmDoU8W27eryVJbCMFChfpbQheYi/ZVHcRYGv8uGkYKc BMYCfSeO9rQEJ+5Cvzo2IwlLpwN6tTtA3nCXbiaJxCbsrKJYIW6HTxbHUdSe+Xg9Cb7ldedkwpO FK0wwqpngkOHLQeaTL72D4tEgCuUQ466Fch46p5wdfK7wPnRaa0Vj94M6ao9BkfchqJNTchvbpt OZpC8D/QmU9M9db7F48A6VM+mtFZNpOqCCvPKrKDTFNrJ11HgOFx2zgKBx2/BCxZY+3Y/UtdoVv MsgVanKZr1UYWVBnmWs5fg7bi4QXePl0Sn0cjewvrS0tN3NtpOPgqXe/adXtqGicFaaEiyY0abf uu4hnN7CcQleNim4U9xwR4HX4q2XXOFMGRzpYKAC4tiuokEfMXokDikXsAIiEYOq3ZIpBNIsFMz 5l1Mmy3CJ6cUcfPuJ8DIJWWoI3AyDDGaLafNmnPoxwU2isBQ== X-Received: by 2002:a17:902:e74e:b0:2a9:602c:159 with SMTP id d9443c01a7336-2ae0327267fmr27260525ad.19.1772122439955; Thu, 26 Feb 2026 08:13:59 -0800 (PST) Received: from LAPTOP-872M7T80.localdomain ([122.183.54.8]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2adfb6a0432sm44384595ad.52.2026.02.26.08.13.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Feb 2026 08:13:59 -0800 (PST) From: Akhila YS Date: Thu, 26 Feb 2026 16:13:36 +0000 Subject: [PATCH v3 4/5] dt-bindings: arm: atmel,at91rm9200-st: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260226-arm-microchip-v3-4-0bda15abd922@gmail.com> References: <20260226-arm-microchip-v3-0-0bda15abd922@gmail.com> In-Reply-To: <20260226-arm-microchip-v3-0-0bda15abd922@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Nicolas Ferre , Claudiu Beznea , Alexandre Belloni Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Akhila YS X-Mailer: b4 0.14.3 Convert System Timer binding to YAML format. Changes during conversion: - Add "#address-cells" and "#size-cells" to the properties and required as watchdog is defined as a child node to the timer parent node. - Define watchdog as a pattern property along with unit address in examples. Signed-off-by: Akhila YS Acked-by: Conor Dooley --- .../bindings/arm/atmel,at91rm9200-st.yaml | 69 ++++++++++++++++++= ++++ .../devicetree/bindings/arm/atmel-sysregs.txt | 9 --- 2 files changed, 69 insertions(+), 9 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/atmel,at91rm9200-st.yaml= b/Documentation/devicetree/bindings/arm/atmel,at91rm9200-st.yaml new file mode 100644 index 000000000000..3f6a934a2a69 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/atmel,at91rm9200-st.yaml @@ -0,0 +1,69 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/atmel,at91rm9200-st.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel System Timer + +maintainers: + - Nicolas Ferre + - Claudiu Beznea + +description: + The System Timer (ST) module in AT91RM9200 provides periodic tick and + alarm capabilities. It is exposed as a simple multi-function device + (simple-mfd + syscon) because it shares its register space and interrupt + with other System Controller blocks. + +properties: + compatible: + items: + - const: atmel,at91rm9200-st + - const: syscon + - const: simple-mfd + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + "#address-cells": + const: 1 + + "#size-cells": + const: 1 + +patternProperties: + "^watchdog@[0-9a-f]+$": + $ref: /schemas/watchdog/atmel,at91rm9200-wdt.yaml# + +required: + - compatible + - reg + - interrupts + - clocks + +unevaluatedProperties: false + +examples: + - | + #include + timer@fffffd00 { + compatible =3D "atmel,at91rm9200-st", "syscon", "simple-mfd"; + reg =3D <0xfffffd00 0x100>; + interrupts =3D <1 IRQ_TYPE_LEVEL_HIGH 7>; + clocks =3D <&slow_xtal>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + watchdog@fffffd40 { + compatible =3D "atmel,at91rm9200-wdt"; + reg =3D <0xfffffd40 0x40>; + }; + }; +... diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Docu= mentation/devicetree/bindings/arm/atmel-sysregs.txt index d0561f7f465c..14642384bc87 100644 --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt +++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt @@ -1,14 +1,5 @@ Atmel system registers =20 -System Timer (ST) required properties: -- compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd" -- reg: Should contain registers location and length -- interrupts: Should contain interrupt for the ST which is the IRQ line - shared across all System Controller members. -- clocks: phandle to input clock. -Its subnodes can be: -- watchdog: compatible should be "atmel,at91rm9200-wdt" - RAMC SDRAM/DDR Controller required properties: - compatible: Should be "atmel,at91rm9200-sdramc", "syscon" or "atmel,at91sam9260-sdramc" or --=20 2.43.0 From nobody Tue Apr 7 17:13:29 2026 Received: from mail-pl1-f175.google.com (mail-pl1-f175.google.com [209.85.214.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3F4C844BCBC for ; Thu, 26 Feb 2026 16:14:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772122446; cv=none; b=kgIsQu59LqD6KAhZFOLPbF25oFRfI7O8hNQ439R+YJb+TaSSM5L/Xt4bs3qAMfeEtDcqBPIPEUZfpiDEvsqzK9n6fSTO+dgKqOdl5hdGHFxu9T9W9dJXhdy3+/vELpo4EQuVL3KKgh6R1kx1VyY0jNsxLE5KNU8ol30Jw0OgC/g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772122446; c=relaxed/simple; bh=JP7DgXdHQPuBBg2E/ZpDYH96r+p/gjjerNH4x4o+0kk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=q8be7RHEQHF0aJzZd3QG+f4Uf156+Et57+TBEq7tQn/MbGmA6dKtZhNnxj9HnsIV+hQxUpfQcfw9wRmNRLQLKZrcvQ/BSzLtVap92Hm2d1cesAm44Y2OOQB8/2WW6zc4rvZZHXTqczI2NKwJruyP8Mhzmzr1Z9kLjHj1KmL+ulA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=M1Mj1Yqi; arc=none smtp.client-ip=209.85.214.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="M1Mj1Yqi" Received: by mail-pl1-f175.google.com with SMTP id d9443c01a7336-2aaf43014d0so8386525ad.2 for ; Thu, 26 Feb 2026 08:14:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772122444; x=1772727244; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=EFga16pAfpv0gli5xDLk4KBBaOwrjAv2u5Qo96sb+dM=; b=M1Mj1Yqil2a8ZDyh/Hv33HBpFXxfjPB0TG9ZZVUMtkiyvs+LReLwLZ2RpLVGeb5J/E NbT/2myM9osmAP6pFkBvNJsJe9Zp+p7hhFoiv1S1Ul6ip9Tsag0DWTX3bN6qMNi1hGrY LiUOe6M35mWt3TnlgMAR5KKZ/3zmz/LL3Wav6t6+R0Ut8NAQ4hifarVnCdP5/eHoDY34 LFBjlr1PeOan8ROu0JqsK9f+tYPOhWKHAwKQhts6q20RPQqM+vBJfEa+df4vTayLr0FD HPGQVBkqjcVKBHY0KHwRhQRRH7JiqDLjiGLYDKi9WUxaru9Od2y9on9+rckyJ+4sy4ug juSA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772122444; x=1772727244; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=EFga16pAfpv0gli5xDLk4KBBaOwrjAv2u5Qo96sb+dM=; b=rThuBZxu65Tw3969iWb4omc9XO5HTp9dFPHilRUPE7Eubpov1eCNC8RIbU2yH+DrhH 5mCPgpTZB94eqWYiKtAA+31dg0LrrBrnaXuXitBKubuGtSGMCo/N1uljB7iAyUCWG4BV OpfUpnOiCwYeNymY/bMdM2RBXkSo4mRWoLhsZXBE2soEEHI9jkyPgVreNCpFL39kasPz lPYDdXpNA6xWvPePnp0+4ShE8nYOhWwz2pZVIwXNs5dhl/ebBaFXvITth+Ja2w2PhZ1R NAMhCLqEMbKXL/XQvdblZxcxewoC5sRR1INA2RU9yoTtsztLGdwZom3xJUAVLVaWgZkA In8Q== X-Forwarded-Encrypted: i=1; AJvYcCXKInrGUGD8bIo4y/fDbvCjJjznJr/f6hNbXlbhBq6h0Og1SZZL/itiz1HyOG2KlP3dBqrqFNokE9kC5io=@vger.kernel.org X-Gm-Message-State: AOJu0YwqRaqIQRypuyveIAqdliJMWfNNufBpMQ5ed0SNGX2XAtlqrRxP l5C89E84UqN0OuUXFD1ZbZ89jxAtmwzFKi2j07mQM/wgx3w92kSQwL4s X-Gm-Gg: ATEYQzxpLDyc+izYPZMJuv09+htV/3vlrAr6RjGZUE4UsG/E6JNlW6jk+4lc4moksq2 v1CZkXQUpOTmeNp5JnLposq2OZ5s4Cj2S9a/iOhX7Czn81gyoN/ctUQZSIE1O8WTXbniBqIe2g0 39fkBGJ2BOytxNs9tnmp8Z+3WBmeUydibgzpy9byrBdbCmT04UOmP0r03AyvkTS4+JroMwWQh7R B1ADYUPxZt3z0ZyomxKmQoCLlDqroQvyq1+/DNigBV2zpByuEbrQejxPUQhHO+7GrgnDqABsoZC J9/RLxaqc1vLvTX7KO5idOyXfUoILqKCDG8U1sWl8W/hwUs58MfyyfzfFk56OX0bwOCNd5oyc6e CshCLH2L0sBYGy7ym5U0C5g0sMJt+1mVLotHoUet+9cVGX3Gga4/QiU+VLYjqrIFe2fTJuofEHu uNBm9ljZ9FWyCrL4S2KLeF1OpTJ2+PwCLx45r6lVhPnLHZYQkbU1PfsEVp X-Received: by 2002:a17:903:1b4d:b0:29f:2f40:76c4 with SMTP id d9443c01a7336-2ad744e05demr198619235ad.34.1772122444511; Thu, 26 Feb 2026 08:14:04 -0800 (PST) Received: from LAPTOP-872M7T80.localdomain ([122.183.54.8]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2adfb6a0432sm44384595ad.52.2026.02.26.08.14.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 26 Feb 2026 08:14:03 -0800 (PST) From: Akhila YS Date: Thu, 26 Feb 2026 16:13:37 +0000 Subject: [PATCH v3 5/5] dt-bindings: arm: atmel,at91rm9200-sdramc: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260226-arm-microchip-v3-5-0bda15abd922@gmail.com> References: <20260226-arm-microchip-v3-0-0bda15abd922@gmail.com> In-Reply-To: <20260226-arm-microchip-v3-0-0bda15abd922@gmail.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Nicolas Ferre , Claudiu Beznea , Alexandre Belloni Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Akhila YS X-Mailer: b4 0.14.3 Convert RAMC SDRAM/DDR controller binding to YAML format. Signed-off-by: Akhila YS Acked-by: Conor Dooley --- .../bindings/arm/atmel,at91rm9200-sdramc.yaml | 67 ++++++++++++++++++= ++++ .../devicetree/bindings/arm/atmel-sysregs.txt | 20 ------- 2 files changed, 67 insertions(+), 20 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/atmel,at91rm9200-sdramc.= yaml b/Documentation/devicetree/bindings/arm/atmel,at91rm9200-sdramc.yaml new file mode 100644 index 000000000000..1516fc8e09e1 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/atmel,at91rm9200-sdramc.yaml @@ -0,0 +1,67 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/atmel,at91rm9200-sdramc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip (Atmel) SDRAM / DDR Controller (RAMC / DDRAMC / UDDRC) + +maintainers: + - Nicolas Ferre + - Claudiu Beznea + +description: + The SDRAM/DDR Controller (often called RAMC or DDRAMC) in various + Atmel/Microchip ARM9 and Cortex-A5/A7 SoCs manages external + SDRAM / DDR memory. It is typically exposed as a syscon node for + register access from other drivers (e.g. for initialization or mode + configuration). No interrupts or clocks are usually required in the + binding. + +properties: + compatible: + oneOf: + - items: + - const: atmel,at91rm9200-sdramc + - const: syscon + - items: + - const: microchip,sama7d65-uddrc + - const: microchip,sama7g5-uddrc + - items: + enum: + - atmel,at91sam9260-sdramc + - atmel,at91sam9g45-ddramc + - atmel,sama5d3-ddramc + - microchip,sam9x60-ddramc + - microchip,sam9x7-ddramc + - microchip,sama7g5-uddrc + + reg: + maxItems: 1 + + clocks: + minItems: 1 + maxItems: 2 + + clock-names: + minItems: 1 + items: + - const: ddrck + - const: mpddr + +required: + - compatible + - reg + +unevaluatedProperties: false + +examples: + - | + #include + ramc@ffffe400 { + compatible =3D "atmel,at91sam9g45-ddramc"; + reg =3D <0xffffe400 0x200>; + clocks =3D <&pmc PMC_TYPE_SYSTEM 2>; + clock-names =3D "ddrck"; + }; +... diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Docu= mentation/devicetree/bindings/arm/atmel-sysregs.txt deleted file mode 100644 index 14642384bc87..000000000000 --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt +++ /dev/null @@ -1,20 +0,0 @@ -Atmel system registers - -RAMC SDRAM/DDR Controller required properties: -- compatible: Should be "atmel,at91rm9200-sdramc", "syscon" or - "atmel,at91sam9260-sdramc" or - "atmel,at91sam9g45-ddramc" or - "atmel,sama5d3-ddramc" or - "microchip,sam9x60-ddramc" or - "microchip,sama7g5-uddrc" or - "microchip,sama7d65-uddrc", "microchip,sama7g5-uddrc" or - "microchip,sam9x7-ddramc", "atmel,sama5d3-ddramc". -- reg: Should contain registers location and length - -Examples: - - ramc0: ramc@ffffe800 { - compatible =3D "atmel,at91sam9g45-ddramc"; - reg =3D <0xffffe800 0x200>; - }; - --=20 2.43.0