From nobody Tue Apr 7 15:26:16 2026 Received: from mail-qk1-f193.google.com (mail-qk1-f193.google.com [209.85.222.193]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3F62E2F39B9 for ; Wed, 25 Feb 2026 23:34:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.222.193 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772062442; cv=none; b=G9HIPYw/Utv47qIH7UaceqdqovS8tSHr4brFwDKmhG5Fqmi8ZpVnUa02O0dw/uy80XnZf2tzpbzOg0Q2yv/GpI1OjNASN7A8C9MNp4Q50iTTzoHqSj5j8wDdIEcYkbm2h3TzpMiM7q0SvPSs8TSK1/v7SHjbsL1133L7Nk2GTKQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772062442; c=relaxed/simple; bh=w5JLlPp5DtJ+0fjD5VF7oOVj9E43/90YKWj18tw5o4c=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Vn6hZPNio+20/CN8svHpmr8SEBhIrBxZFoWw3JrN5wD/jKk8cr42yr7SsU2ERB9rtVUcRlJUgiNuguR74nj1suM84MVVVAepnxn6wjcsXsYtA5xBnBfSntaheI382d0ObnZNq8SN8E7u379Rf0V3TwOihxgqhIKD3fEI3vU7T6g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=FXEh3g5R; arc=none smtp.client-ip=209.85.222.193 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="FXEh3g5R" Received: by mail-qk1-f193.google.com with SMTP id af79cd13be357-8cb5c9ba82bso24217985a.2 for ; Wed, 25 Feb 2026 15:34:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1772062440; x=1772667240; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=+BkblkEJs+X0mWovyrEaETuHy2IBYlQP27IPZgkim9E=; b=FXEh3g5RiAosxekrDgY7zp7AM6VxhNRlbaSTp2JeJ/gGXeB3NsFbjTzuJXv28xYj93 860mFd6ivkqWpXQh6zCCbqF0aI3h8ekgsqUIaEGcD9qf0ZrhGgFcLt8vosrqw3dOcAGx R4atlLI8nRtskVqnp1yskqnJVYKfxZmd6ZiAaHg6ptD/2RddiCaNSX8iMOuQH8hNSyYt KCa52QX0YhtEB4Kxc2o8vLvCvho0R1xBHX0gYjvx9I/F9bo2Z94KQZA11W5bZr5ipq3h m4+vpJV2WKB++GwCfgX3bebHMjajAbFAF8Rr+0gSaPxTrsRDmULAcLB3ldtrgnToUG7h sZ8g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772062440; x=1772667240; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=+BkblkEJs+X0mWovyrEaETuHy2IBYlQP27IPZgkim9E=; b=i/NRM/EItXHtyg+/CMpLlsRnHW2+ueN9Wdxt4FfF4AftGpDgH6OcZhWbpjU6YwI1GR eWPh/pKb1hnU2jrjOomar1LA3KH9b0YYAx99G9LtW3K1rOPZbYZnXMVmVHUpdJAUHPbH o78/i/El9NP6pAhpVRPF1ORbt1LFDBtXAl6e4ew9xjBHchUmOdKMWX0wmY7UZGxQmsV+ SyosVjLwAIA3ILCttVC/FpIKQzMudJKqaZV4BjSM18HMTBeETOOAi5rq0sSwTszE9sgb 1MMcmxqvXYPvP1a86d9k+i5mg6DHc0lVzG2hlPdw40DgnzQjGomnIyELXiy7TjRqFtLn Ht/w== X-Forwarded-Encrypted: i=1; AJvYcCW6L6ryzVk8ZyhthiBRszFQgF2t4UXOissidtpOTG0cByZIVwFWFCaohIU3uYovSF96pbnmLCqSGmnZuoQ=@vger.kernel.org X-Gm-Message-State: AOJu0YzNk9U/q/uG57cYaTU7LV11tyc5pwTV1NQlBxIUu452WZ08f3MZ gafGSiFnAnqQffqkmhOmb7+XfuTOLPtenhomsdp8q1w4byVNg8D9au5y/v7XF2DVtik= X-Gm-Gg: ATEYQzxNCqzfzIXN+27mc7d4GXt5YZj9MSOXRsd0AxdgOnqCDXY7OBFfUGkCI4nr4y7 BegGoLXFxMloVoUR37cPkLS7fRmQJ1+jZMiJ4bjgxPp991q2uB+7biPQ5C0PuZIdDsBjCcFxq+r mIJzHllMZt8k4wWyAU6dmyH9reIf65VLzwJoeXqissZ2uRbv1SO9FVpkr7ed+cYQfb5ip+27O4M GnIiji7pPH7Ll7LNqLo9PIODlUHlO72ANwUzXja8ZTMzA+kTakAU6DSyABicoJ+6IPO6hGxMMd4 pKZ8QU0UwdNo4IBreJl92ndAg7ecPxkFAjh3Yr6/FWDJV0ti3ntSljA06p2vtjP6VjWy8t5Iyza geJAcKeOZEV/Mbu0jmZDEPZgb19K4OuN7Ego3ey1QyWWBQHoOJjZ37UnqXpbEKU7yfHW9mX9uzt zrg1lS32dmNNlJbEEmC4Vv7GZemq+sMHL+VheptgucEl3MC5iDymL1XQ== X-Received: by 2002:a05:6a20:6a15:b0:394:a026:4c60 with SMTP id adf61e73a8af0-395ad0f204fmr1569006637.32.1772056234431; Wed, 25 Feb 2026 13:50:34 -0800 (PST) Received: from ryzen ([2601:644:8000:56f5::8bd]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c70fa8059bcsm11990a12.18.2026.02.25.13.50.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Feb 2026 13:50:33 -0800 (PST) From: Rosen Penev To: stable@vger.kernel.org Cc: Harry Wentland , Leo Li , Rodrigo Siqueira , Alex Deucher , =?UTF-8?q?Christian=20K=C3=B6nig?= , Xinhui Pan , David Airlie , Simona Vetter , Kenneth Feng , =?UTF-8?q?Timur=20Krist=C3=B3f?= , Greg Kroah-Hartman , Alex Hung , Lijo Lazar , "chr[]" , Sasha Levin , Wentao Liang , amd-gfx@lists.freedesktop.org (open list:AMD DISPLAY CORE), dri-devel@lists.freedesktop.org (open list:DRM DRIVERS), linux-kernel@vger.kernel.org (open list) Subject: [PATCH 1/2] drm/amd/display: Add pixel_clock to amd_pp_display_configuration Date: Wed, 25 Feb 2026 13:50:12 -0800 Message-ID: <20260225215013.11224-2-rosenp@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260225215013.11224-1-rosenp@gmail.com> References: <20260225215013.11224-1-rosenp@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable From: Timur Krist=C3=B3f commit b515dcb0dc4e85d8254f5459cfb32fce88dacbfb upstream. This commit adds the pixel_clock field to the display config struct so that power management (DPM) can use it. We currently don't have a proper bandwidth calculation on old GPUs with DCE 6-10 because dce_calcs only supports DCE 11+. So the power management (DPM) on these GPUs may need to make ad-hoc decisions for display based on the pixel clock. Also rename sym_clock to pixel_clock in dm_pp_single_disp_config to avoid confusion with other code where the sym_clock refers to the DisplayPort symbol clock. Signed-off-by: Timur Krist=C3=B3f Signed-off-by: Alex Deucher --- drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c | 1 + drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/dce110_clk_mgr.c | 2 +- drivers/gpu/drm/amd/display/dc/dm_services_types.h | 2 +- drivers/gpu/drm/amd/include/dm_pp_interface.h | 1 + 4 files changed, 4 insertions(+), 2 deletions(-) diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c b/dri= vers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c index 848c5b4bb301..016230896d0e 100644 --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_pp_smu.c @@ -97,6 +97,7 @@ bool dm_pp_apply_display_requirements( const struct dm_pp_single_disp_config *dc_cfg =3D &pp_display_cfg->disp_configs[i]; adev->pm.pm_display_cfg.displays[i].controller_id =3D dc_cfg->pipe_idx = + 1; + adev->pm.pm_display_cfg.displays[i].pixel_clock =3D dc_cfg->pixel_clock; } =20 amdgpu_dpm_display_configuration_change(adev, &adev->pm.pm_display_cfg); diff --git a/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/dce110_clk_mgr.c= b/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/dce110_clk_mgr.c index 13cf415e38e5..d50b9440210e 100644 --- a/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/dce110_clk_mgr.c +++ b/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/dce110_clk_mgr.c @@ -164,7 +164,7 @@ void dce110_fill_display_configs( stream->link->cur_link_settings.link_rate; cfg->link_settings.link_spread =3D stream->link->cur_link_settings.link_spread; - cfg->sym_clock =3D stream->phy_pix_clk; + cfg->pixel_clock =3D stream->phy_pix_clk; /* Round v_refresh*/ cfg->v_refresh =3D stream->timing.pix_clk_100hz * 100; cfg->v_refresh /=3D stream->timing.h_total; diff --git a/drivers/gpu/drm/amd/display/dc/dm_services_types.h b/drivers/g= pu/drm/amd/display/dc/dm_services_types.h index facf269c4326..b4eefe3ce7c7 100644 --- a/drivers/gpu/drm/amd/display/dc/dm_services_types.h +++ b/drivers/gpu/drm/amd/display/dc/dm_services_types.h @@ -127,7 +127,7 @@ struct dm_pp_single_disp_config { uint32_t src_height; uint32_t src_width; uint32_t v_refresh; - uint32_t sym_clock; /* HDMI only */ + uint32_t pixel_clock; /* Pixel clock in KHz (for HDMI only: normalized) */ struct dc_link_settings link_settings; /* DP only */ }; =20 diff --git a/drivers/gpu/drm/amd/include/dm_pp_interface.h b/drivers/gpu/dr= m/amd/include/dm_pp_interface.h index acd1cef61b7c..349544504c93 100644 --- a/drivers/gpu/drm/amd/include/dm_pp_interface.h +++ b/drivers/gpu/drm/amd/include/dm_pp_interface.h @@ -65,6 +65,7 @@ struct single_display_configuration { uint32_t view_resolution_cy; enum amd_pp_display_config_type displayconfigtype; uint32_t vertical_refresh; /* for active display */ + uint32_t pixel_clock; /* Pixel clock in KHz (for HDMI only: normalized) */ }; =20 #define MAX_NUM_DISPLAY 32 --=20 2.53.0