From nobody Thu Apr 16 20:58:09 2026 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.16]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9A7413DA7DE; Wed, 25 Feb 2026 17:39:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.16 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772041182; cv=none; b=hePnjPtXfN8glG+xthH4wbWhfKDZGYUpSZoQ7dk4Jre4fo3AKJG4UdPhXonFCsKh27r4JEI6pXZsKC53hilGqSa6VizGYakFsw5b4Mfd6PwzJacumR9Nb5sEDvxvQ8ESUSErUoz03YcUckHIOCtgnwfqOYLVjNa3w6CYwVfQ0CY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772041182; c=relaxed/simple; bh=UTyfoEkLXCEdCyZuF5IsheeNEbRey2qwIi9BtA7ePLs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Lfk4yJgRoMP8qtLsN+LpZh0fbJo+3P3Sgar86BVWa81Hd5J1cFbxugxh1FOAJ1qgZZlfLKz1KN8g5BDzxEb98nAa1ULkcxYmI02r3fdOZioAXyyyDfjK/mSokHGp62lJaLWaiZgVC2IcNZBsH4QWKYhqVB8H8VGxnfIF0FC+2lM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=pass smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=M/nzlTAw; arc=none smtp.client-ip=198.175.65.16 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="M/nzlTAw" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1772041180; x=1803577180; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=UTyfoEkLXCEdCyZuF5IsheeNEbRey2qwIi9BtA7ePLs=; b=M/nzlTAwxLy51I9W6gvnjV+jR79t4619kLp6pCWAUG7sHDkOoT7Wwn4w xoFMsPP1SUsAlugma89FQ86L1i/aeudBFbgnUGLqU+0fl49oPB4ZOeL8P uWz5yJgb5RlxwedSDt7zW90SrPNzzsywoMkmDE/XHSqnFDKzFWzdXIINc N2xO2pmSM4dgdQzA8dfnJynQWn8zQlyrdrCP6xxAx0ew5iIQ1XcV08DgX 2Yp3YRms1Ll/gwGb4BaQ9Ll61OsIjX/ZoRKtDeSQpWk9n0fg231FCHiEY pmvjFTlYcYCxGdxP6m63YoDpnjQWRSaPTtF5H8dE8LxUunxkDMGlDqMfJ w==; X-CSE-ConnectionGUID: o3N/hLxSR9q+rbBKe97HVA== X-CSE-MsgGUID: 9GIafAryStWx8K7j0WbAww== X-IronPort-AV: E=McAfee;i="6800,10657,11712"; a="73265236" X-IronPort-AV: E=Sophos;i="6.21,310,1763452800"; d="scan'208";a="73265236" Received: from fmviesa001.fm.intel.com ([10.60.135.141]) by orvoesa108.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 25 Feb 2026 09:39:40 -0800 X-CSE-ConnectionGUID: 3EerfELHRySwrwik9ZBj/Q== X-CSE-MsgGUID: G7MEZmOKTqe0jPEHpWj16w== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.21,310,1763452800"; d="scan'208";a="244029450" Received: from black.igk.intel.com ([10.91.253.5]) by fmviesa001.fm.intel.com with ESMTP; 25 Feb 2026 09:39:37 -0800 Received: by black.igk.intel.com (Postfix, from userid 1003) id 4EE6899; Wed, 25 Feb 2026 18:39:37 +0100 (CET) From: Andy Shevchenko To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Conor Dooley , Jonathan Cameron , Rob Herring , Krzysztof Kozlowski , Andy Shevchenko , Randy Dunlap Subject: [PATCH v3 1/2] memory: bt1-l2-ctl: Remove not-going-to-be-supported code for Baikal SoC Date: Wed, 25 Feb 2026 18:37:20 +0100 Message-ID: <20260225173930.3819351-2-andriy.shevchenko@linux.intel.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260225173930.3819351-1-andriy.shevchenko@linux.intel.com> References: <20260225173930.3819351-1-andriy.shevchenko@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" As noticed in the discussion [1] the Baikal SoC and platforms are not going to be finalized, hence remove stale code. Link: https://lore.kernel.org/lkml/22b92ddf-6321-41b5-8073-f9c7064d3432@inf= radead.org/ [1] Reviewed-by: Randy Dunlap Signed-off-by: Andy Shevchenko --- drivers/memory/Kconfig | 11 -- drivers/memory/Makefile | 1 - drivers/memory/bt1-l2-ctl.c | 323 ------------------------------------ 3 files changed, 335 deletions(-) delete mode 100644 drivers/memory/bt1-l2-ctl.c diff --git a/drivers/memory/Kconfig b/drivers/memory/Kconfig index 79df0d22e218..e5527020ff33 100644 --- a/drivers/memory/Kconfig +++ b/drivers/memory/Kconfig @@ -64,17 +64,6 @@ config BRCMSTB_MEMC controller and specifically control the Self Refresh Power Down (SRPD) inactivity timeout. =20 -config BT1_L2_CTL - bool "Baikal-T1 CM2 L2-RAM Cache Control Block" - depends on MIPS_BAIKAL_T1 || COMPILE_TEST - select MFD_SYSCON - help - Baikal-T1 CPU is based on the MIPS P5600 Warrior IP-core. The CPU - resides Coherency Manager v2 with embedded 1MB L2-cache. It's - possible to tune the L2 cache performance up by setting the data, - tags and way-select latencies of RAM access. This driver provides a - dt properties-based and sysfs interface for it. - config TI_AEMIF tristate "Texas Instruments AEMIF driver" depends on ARCH_DAVINCI || ARCH_KEYSTONE || COMPILE_TEST diff --git a/drivers/memory/Makefile b/drivers/memory/Makefile index c1959661bf63..3ee883c8759a 100644 --- a/drivers/memory/Makefile +++ b/drivers/memory/Makefile @@ -11,7 +11,6 @@ obj-$(CONFIG_ARM_PL172_MPMC) +=3D pl172.o obj-$(CONFIG_ATMEL_EBI) +=3D atmel-ebi.o obj-$(CONFIG_BRCMSTB_DPFE) +=3D brcmstb_dpfe.o obj-$(CONFIG_BRCMSTB_MEMC) +=3D brcmstb_memc.o -obj-$(CONFIG_BT1_L2_CTL) +=3D bt1-l2-ctl.o obj-$(CONFIG_TI_AEMIF) +=3D ti-aemif.o obj-$(CONFIG_TI_EMIF) +=3D emif.o obj-$(CONFIG_OMAP_GPMC) +=3D omap-gpmc.o diff --git a/drivers/memory/bt1-l2-ctl.c b/drivers/memory/bt1-l2-ctl.c deleted file mode 100644 index 0fd96abc172a..000000000000 --- a/drivers/memory/bt1-l2-ctl.c +++ /dev/null @@ -1,323 +0,0 @@ -// SPDX-License-Identifier: GPL-2.0-only -/* - * Copyright (C) 2020 BAIKAL ELECTRONICS, JSC - * - * Authors: - * Serge Semin - * - * Baikal-T1 CM2 L2-cache Control Block driver. - */ - -#include -#include -#include -#include -#include -#include -#include -#include -#include -#include - -#define L2_CTL_REG 0x028 -#define L2_CTL_DATA_STALL_FLD 0 -#define L2_CTL_DATA_STALL_MASK GENMASK(1, L2_CTL_DATA_STALL_FLD) -#define L2_CTL_TAG_STALL_FLD 2 -#define L2_CTL_TAG_STALL_MASK GENMASK(3, L2_CTL_TAG_STALL_FLD) -#define L2_CTL_WS_STALL_FLD 4 -#define L2_CTL_WS_STALL_MASK GENMASK(5, L2_CTL_WS_STALL_FLD) -#define L2_CTL_SET_CLKRATIO BIT(13) -#define L2_CTL_CLKRATIO_LOCK BIT(31) - -#define L2_CTL_STALL_MIN 0 -#define L2_CTL_STALL_MAX 3 -#define L2_CTL_STALL_SET_DELAY_US 1 -#define L2_CTL_STALL_SET_TOUT_US 1000 - -/* - * struct l2_ctl - Baikal-T1 L2 Control block private data. - * @dev: Pointer to the device structure. - * @sys_regs: Baikal-T1 System Controller registers map. - */ -struct l2_ctl { - struct device *dev; - - struct regmap *sys_regs; -}; - -/* - * enum l2_ctl_stall - Baikal-T1 L2-cache-RAM stall identifier. - * @L2_WSSTALL: Way-select latency. - * @L2_TAGSTALL: Tag latency. - * @L2_DATASTALL: Data latency. - */ -enum l2_ctl_stall { - L2_WS_STALL, - L2_TAG_STALL, - L2_DATA_STALL -}; - -/* - * struct l2_ctl_device_attribute - Baikal-T1 L2-cache device attribute. - * @dev_attr: Actual sysfs device attribute. - * @id: L2-cache stall field identifier. - */ -struct l2_ctl_device_attribute { - struct device_attribute dev_attr; - enum l2_ctl_stall id; -}; - -#define to_l2_ctl_dev_attr(_dev_attr) \ - container_of(_dev_attr, struct l2_ctl_device_attribute, dev_attr) - -#define L2_CTL_ATTR_RW(_name, _prefix, _id) \ - struct l2_ctl_device_attribute l2_ctl_attr_##_name =3D \ - { __ATTR(_name, 0644, _prefix##_show, _prefix##_store), _id } - -static int l2_ctl_get_latency(struct l2_ctl *l2, enum l2_ctl_stall id, u32= *val) -{ - u32 data =3D 0; - int ret; - - ret =3D regmap_read(l2->sys_regs, L2_CTL_REG, &data); - if (ret) - return ret; - - switch (id) { - case L2_WS_STALL: - *val =3D FIELD_GET(L2_CTL_WS_STALL_MASK, data); - break; - case L2_TAG_STALL: - *val =3D FIELD_GET(L2_CTL_TAG_STALL_MASK, data); - break; - case L2_DATA_STALL: - *val =3D FIELD_GET(L2_CTL_DATA_STALL_MASK, data); - break; - default: - return -EINVAL; - } - - return 0; -} - -static int l2_ctl_set_latency(struct l2_ctl *l2, enum l2_ctl_stall id, u32= val) -{ - u32 mask =3D 0, data =3D 0; - int ret; - - val =3D clamp_val(val, L2_CTL_STALL_MIN, L2_CTL_STALL_MAX); - - switch (id) { - case L2_WS_STALL: - data =3D FIELD_PREP(L2_CTL_WS_STALL_MASK, val); - mask =3D L2_CTL_WS_STALL_MASK; - break; - case L2_TAG_STALL: - data =3D FIELD_PREP(L2_CTL_TAG_STALL_MASK, val); - mask =3D L2_CTL_TAG_STALL_MASK; - break; - case L2_DATA_STALL: - data =3D FIELD_PREP(L2_CTL_DATA_STALL_MASK, val); - mask =3D L2_CTL_DATA_STALL_MASK; - break; - default: - return -EINVAL; - } - - data |=3D L2_CTL_SET_CLKRATIO; - mask |=3D L2_CTL_SET_CLKRATIO; - - ret =3D regmap_update_bits(l2->sys_regs, L2_CTL_REG, mask, data); - if (ret) - return ret; - - return regmap_read_poll_timeout(l2->sys_regs, L2_CTL_REG, data, - data & L2_CTL_CLKRATIO_LOCK, - L2_CTL_STALL_SET_DELAY_US, - L2_CTL_STALL_SET_TOUT_US); -} - -static void l2_ctl_clear_data(void *data) -{ - struct l2_ctl *l2 =3D data; - struct platform_device *pdev =3D to_platform_device(l2->dev); - - platform_set_drvdata(pdev, NULL); -} - -static struct l2_ctl *l2_ctl_create_data(struct platform_device *pdev) -{ - struct device *dev =3D &pdev->dev; - struct l2_ctl *l2; - int ret; - - l2 =3D devm_kzalloc(dev, sizeof(*l2), GFP_KERNEL); - if (!l2) - return ERR_PTR(-ENOMEM); - - ret =3D devm_add_action(dev, l2_ctl_clear_data, l2); - if (ret) { - dev_err(dev, "Can't add L2 CTL data clear action\n"); - return ERR_PTR(ret); - } - - l2->dev =3D dev; - platform_set_drvdata(pdev, l2); - - return l2; -} - -static int l2_ctl_find_sys_regs(struct l2_ctl *l2) -{ - l2->sys_regs =3D syscon_node_to_regmap(l2->dev->of_node->parent); - if (IS_ERR(l2->sys_regs)) { - dev_err(l2->dev, "Couldn't get L2 CTL register map\n"); - return PTR_ERR(l2->sys_regs); - } - - return 0; -} - -static int l2_ctl_of_parse_property(struct l2_ctl *l2, enum l2_ctl_stall i= d, - const char *propname) -{ - int ret =3D 0; - u32 data; - - if (!of_property_read_u32(l2->dev->of_node, propname, &data)) { - ret =3D l2_ctl_set_latency(l2, id, data); - if (ret) - dev_err(l2->dev, "Invalid value of '%s'\n", propname); - } - - return ret; -} - -static int l2_ctl_of_parse(struct l2_ctl *l2) -{ - int ret; - - ret =3D l2_ctl_of_parse_property(l2, L2_WS_STALL, "baikal,l2-ws-latency"); - if (ret) - return ret; - - ret =3D l2_ctl_of_parse_property(l2, L2_TAG_STALL, "baikal,l2-tag-latency= "); - if (ret) - return ret; - - return l2_ctl_of_parse_property(l2, L2_DATA_STALL, - "baikal,l2-data-latency"); -} - -static ssize_t l2_ctl_latency_show(struct device *dev, - struct device_attribute *attr, - char *buf) -{ - struct l2_ctl_device_attribute *devattr =3D to_l2_ctl_dev_attr(attr); - struct l2_ctl *l2 =3D dev_get_drvdata(dev); - u32 data; - int ret; - - ret =3D l2_ctl_get_latency(l2, devattr->id, &data); - if (ret) - return ret; - - return sysfs_emit(buf, "%u\n", data); -} - -static ssize_t l2_ctl_latency_store(struct device *dev, - struct device_attribute *attr, - const char *buf, size_t count) -{ - struct l2_ctl_device_attribute *devattr =3D to_l2_ctl_dev_attr(attr); - struct l2_ctl *l2 =3D dev_get_drvdata(dev); - u32 data; - int ret; - - if (kstrtouint(buf, 0, &data) < 0) - return -EINVAL; - - ret =3D l2_ctl_set_latency(l2, devattr->id, data); - if (ret) - return ret; - - return count; -} - -static L2_CTL_ATTR_RW(l2_ws_latency, l2_ctl_latency, L2_WS_STALL); -static L2_CTL_ATTR_RW(l2_tag_latency, l2_ctl_latency, L2_TAG_STALL); -static L2_CTL_ATTR_RW(l2_data_latency, l2_ctl_latency, L2_DATA_STALL); - -static struct attribute *l2_ctl_sysfs_attrs[] =3D { - &l2_ctl_attr_l2_ws_latency.dev_attr.attr, - &l2_ctl_attr_l2_tag_latency.dev_attr.attr, - &l2_ctl_attr_l2_data_latency.dev_attr.attr, - NULL -}; -ATTRIBUTE_GROUPS(l2_ctl_sysfs); - -static void l2_ctl_remove_sysfs(void *data) -{ - struct l2_ctl *l2 =3D data; - - device_remove_groups(l2->dev, l2_ctl_sysfs_groups); -} - -static int l2_ctl_init_sysfs(struct l2_ctl *l2) -{ - int ret; - - ret =3D device_add_groups(l2->dev, l2_ctl_sysfs_groups); - if (ret) { - dev_err(l2->dev, "Failed to create L2 CTL sysfs nodes\n"); - return ret; - } - - ret =3D devm_add_action_or_reset(l2->dev, l2_ctl_remove_sysfs, l2); - if (ret) - dev_err(l2->dev, "Can't add L2 CTL sysfs remove action\n"); - - return ret; -} - -static int l2_ctl_probe(struct platform_device *pdev) -{ - struct l2_ctl *l2; - int ret; - - l2 =3D l2_ctl_create_data(pdev); - if (IS_ERR(l2)) - return PTR_ERR(l2); - - ret =3D l2_ctl_find_sys_regs(l2); - if (ret) - return ret; - - ret =3D l2_ctl_of_parse(l2); - if (ret) - return ret; - - ret =3D l2_ctl_init_sysfs(l2); - if (ret) - return ret; - - return 0; -} - -static const struct of_device_id l2_ctl_of_match[] =3D { - { .compatible =3D "baikal,bt1-l2-ctl" }, - { } -}; -MODULE_DEVICE_TABLE(of, l2_ctl_of_match); - -static struct platform_driver l2_ctl_driver =3D { - .probe =3D l2_ctl_probe, - .driver =3D { - .name =3D "bt1-l2-ctl", - .of_match_table =3D l2_ctl_of_match - } -}; -module_platform_driver(l2_ctl_driver); - -MODULE_AUTHOR("Serge Semin "); -MODULE_DESCRIPTION("Baikal-T1 L2-cache driver"); --=20 2.50.1 From nobody Thu Apr 16 20:58:09 2026 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.16]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4E42A3E8C5D; Wed, 25 Feb 2026 17:39:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.16 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772041183; cv=none; b=TFjLrONL7bysbWBxg+88PYl234n3XEclnfO008HfSeZ9XG9NoskVg/bFIN6Ll+yeROFBboyBWRE8KmyZZ2uToUp/wRfIzJtZimSSYzksRjXyzXjreIEwh76mXFUN0+YowPMs12S2y5m7LHNuEAo2NIe9P3efP4GovIO531QY76Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772041183; c=relaxed/simple; bh=vjnVB1Vzew7k5zlvOBJK/0/T/1c86VXa4sFXO45i+OY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=rq3s/5/sx3H5Feep8dPCux5+8r35N/0h1HFuIHd6yCr6pRqnxkNewIs/LYivCLwkyPDFq1gift3QGyXZNAJ3+Qy58W8HGHb3L35HKEfL7TmsxZPT/a47b5eqUnT8hkUy1wrilh+gpJWlyRwKJGZX72xuqsgFnzaj7v7rOoTawNM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=pass smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=jVXm4b5i; arc=none smtp.client-ip=198.175.65.16 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="jVXm4b5i" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1772041182; x=1803577182; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=vjnVB1Vzew7k5zlvOBJK/0/T/1c86VXa4sFXO45i+OY=; b=jVXm4b5int6m6oINC+zVGC/HyWK6f8VqLrx1XO+pzUOMjd5ArR4YvRKP dI/CnKrH+X23gyicU+yg/6DgWORBxfW6HoxVkJS+z1Z85XTy7Pkuo9+pb ly+pz9BTN/8BL6h3iVciIr+ik8m1vVJ61atdSxCCsW+QdFU9aL8+Ebu8W PPN28AeM1zHzTQfyHSbSyyzvQ2ZuIJU3em7GZmjuXSWkVP6GySI+Zv1J2 SM6WFiVcLHLwHLPYzdUe4cWRR3WJVdNobku/0G4lJMg/uO/Ivmpessjro sGZkecc1fnt+NgjRyhJ7JzxW9HYwFCItTSh8TTwCwRePJ8w7RycrH7CVp Q==; X-CSE-ConnectionGUID: UOD9x3GlQmekIzNWv8ptPA== X-CSE-MsgGUID: jcE+Kyr+Rz6SPmWf5qxXuQ== X-IronPort-AV: E=McAfee;i="6800,10657,11712"; a="73265239" X-IronPort-AV: E=Sophos;i="6.21,310,1763452800"; d="scan'208";a="73265239" Received: from fmviesa001.fm.intel.com ([10.60.135.141]) by orvoesa108.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 25 Feb 2026 09:39:40 -0800 X-CSE-ConnectionGUID: NOtz45LwRbCTC/61dVdXlw== X-CSE-MsgGUID: Vz51FS7ERj65m2uHEopk9A== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.21,310,1763452800"; d="scan'208";a="244029451" Received: from black.igk.intel.com ([10.91.253.5]) by fmviesa001.fm.intel.com with ESMTP; 25 Feb 2026 09:39:38 -0800 Received: by black.igk.intel.com (Postfix, from userid 1003) id 25F8E9B; Wed, 25 Feb 2026 18:39:38 +0100 (CET) From: Andy Shevchenko To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Conor Dooley , Jonathan Cameron , Rob Herring , Krzysztof Kozlowski , Andy Shevchenko , Conor Dooley Subject: [PATCH v3 2/2] dt-bindings: cache: bt1-l2-ctl: Remove unused bindings Date: Wed, 25 Feb 2026 18:37:21 +0100 Message-ID: <20260225173930.3819351-3-andriy.shevchenko@linux.intel.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260225173930.3819351-1-andriy.shevchenko@linux.intel.com> References: <20260225173930.3819351-1-andriy.shevchenko@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" As stated in [1] the Baikal platforms are not supported and the respective driver code has just been removed. Remove unused bindings. Link: https://lore.kernel.org/lkml/22b92ddf-6321-41b5-8073-f9c7064d3432@inf= radead.org/ [1] Acked-by: Conor Dooley Signed-off-by: Andy Shevchenko --- .../bindings/cache/baikal,bt1-l2-ctl.yaml | 63 ------------------- 1 file changed, 63 deletions(-) delete mode 100644 Documentation/devicetree/bindings/cache/baikal,bt1-l2-c= tl.yaml diff --git a/Documentation/devicetree/bindings/cache/baikal,bt1-l2-ctl.yaml= b/Documentation/devicetree/bindings/cache/baikal,bt1-l2-ctl.yaml deleted file mode 100644 index ec4f367bc0b4..000000000000 --- a/Documentation/devicetree/bindings/cache/baikal,bt1-l2-ctl.yaml +++ /dev/null @@ -1,63 +0,0 @@ -# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) -# Copyright (C) 2020 BAIKAL ELECTRONICS, JSC -%YAML 1.2 ---- -$id: http://devicetree.org/schemas/cache/baikal,bt1-l2-ctl.yaml# -$schema: http://devicetree.org/meta-schemas/core.yaml# - -title: Baikal-T1 L2-cache Control Block - -maintainers: - - Serge Semin - -description: | - By means of the System Controller Baikal-T1 SoC exposes a few settings to - tune the MIPS P5600 CM2 L2 cache performance up. In particular it's poss= ible - to change the Tag, Data and Way-select RAM access latencies. Baikal-T1 - L2-cache controller block is responsible for the tuning. Its DT node is - supposed to be a child of the system controller. - -properties: - compatible: - const: baikal,bt1-l2-ctl - - reg: - maxItems: 1 - - baikal,l2-ws-latency: - $ref: /schemas/types.yaml#/definitions/uint32 - description: Cycles of latency for Way-select RAM accesses - default: 0 - minimum: 0 - maximum: 3 - - baikal,l2-tag-latency: - $ref: /schemas/types.yaml#/definitions/uint32 - description: Cycles of latency for Tag RAM accesses - default: 0 - minimum: 0 - maximum: 3 - - baikal,l2-data-latency: - $ref: /schemas/types.yaml#/definitions/uint32 - description: Cycles of latency for Data RAM accesses - default: 1 - minimum: 0 - maximum: 3 - -additionalProperties: false - -required: - - compatible - -examples: - - | - l2@1f04d028 { - compatible =3D "baikal,bt1-l2-ctl"; - reg =3D <0x1f04d028 0x004>; - - baikal,l2-ws-latency =3D <1>; - baikal,l2-tag-latency =3D <1>; - baikal,l2-data-latency =3D <2>; - }; -... --=20 2.50.1