From nobody Tue Apr 7 12:21:56 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 291973D3339; Wed, 25 Feb 2026 14:19:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772029186; cv=none; b=G2q2029Y5duGr1thJjOhFN9qh98QKV7YIMtCTJf62NhSoq5EJVEYpGZmyHr1GDq9c1t9I+xWehkjFRH2JzBYO9eD0L2bZC9uXUsZxq2XRUsyBsj0fjEW2iKG8jOpbCDQ2MSG86Sje1vZJFIrT/ItW5SrE/yVLrF4u0HwAZA/14M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772029186; c=relaxed/simple; bh=etaHYxLt/5JIsH1N3C/KI0HYP9ONG1wpa9k52evPWv4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=jXQzjQsDjzNaPynJvTZR+N4BKNGpQeV+ItsB8NGZdOp9xYTADIa7Xbz6YSI51TsMOIae3vapwI/OGNb2wiVcURZiHaNAGfD5Ihsru38Xt+SUy0jSBiPGKKEud/c1Gwm5wrKhGntvkiGepyEh2kyxPUZSg08S01mmlYsSx14lWlM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=CsFqQMuu; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="CsFqQMuu" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 56A46C19421; Wed, 25 Feb 2026 14:19:45 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1772029185; bh=etaHYxLt/5JIsH1N3C/KI0HYP9ONG1wpa9k52evPWv4=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=CsFqQMuu1njdIqaJKlOrH3vBfejTcM1HREafUmiaMjAttytgfvysxY6qYMOFimRrU A7Ks+hX5uOqR+gnfRt6RMPCFDrDDATHKbW6A2fkVByQ3xWAs2zSnVEwLQGEg+Qmr1a 1yjWe4dsdsats1K7Zhgq2j+Qi720pqAGqwrB4PBzSNs+hrf3FHwzWR+FxZsfXkDK2y /FEvQULAM44xApVtAYtp0uloBVCQX+WHLOCjY4IAERyXzmwCRkjKPresZVGXzQCKEp cuI21LZw8TmZjoakt9U/VyM04vw01MjRro2jpS25Oo9fnE2G01pJew6igsc5lqDb5J SKffmJkg9fh9g== From: Leon Romanovsky To: Saeed Mahameed , Leon Romanovsky , Tariq Toukan , Mark Bloch , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Jason Gunthorpe Cc: linux-rdma@vger.kernel.org, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, Maher Sanalla Subject: [PATCH mlx5-next 1/6] net/mlx5: Add TLP emulation device capabilities Date: Wed, 25 Feb 2026 16:19:31 +0200 Message-ID: <20260225-var-tlp-v1-1-fe14a7ac7731@nvidia.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260225-var-tlp-v1-0-fe14a7ac7731@nvidia.com> References: <20260225-var-tlp-v1-0-fe14a7ac7731@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" X-Mailer: b4 0.15-dev-47773 Content-Transfer-Encoding: quoted-printable From: Maher Sanalla Introduce the hardware structures and definitions needed for the driver support of TLP emulation in mlx5_ifc. Signed-off-by: Maher Sanalla Signed-off-by: Leon Romanovsky --- include/linux/mlx5/mlx5_ifc.h | 23 ++++++++++++++++++++++- 1 file changed, 22 insertions(+), 1 deletion(-) diff --git a/include/linux/mlx5/mlx5_ifc.h b/include/linux/mlx5/mlx5_ifc.h index 775cb0c56865..a3948b36820d 100644 --- a/include/linux/mlx5/mlx5_ifc.h +++ b/include/linux/mlx5/mlx5_ifc.h @@ -1389,6 +1389,26 @@ struct mlx5_ifc_virtio_emulation_cap_bits { u8 reserved_at_1c0[0x640]; }; =20 +struct mlx5_ifc_tlp_dev_emu_capabilities_bits { + u8 reserved_at_0[0x20]; + + u8 reserved_at_20[0x13]; + u8 log_tlp_rsp_gw_page_stride[0x5]; + u8 reserved_at_38[0x8]; + + u8 reserved_at_40[0xc0]; + + u8 reserved_at_100[0xc]; + u8 tlp_rsp_gw_num_pages[0x4]; + u8 reserved_at_110[0x10]; + + u8 reserved_at_120[0xa0]; + + u8 tlp_rsp_gw_pages_bar_offset[0x40]; + + u8 reserved_at_200[0x600]; +}; + enum { MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_1_BYTE =3D 0x0, MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_2_BYTES =3D 0x2, @@ -1961,7 +1981,7 @@ struct mlx5_ifc_cmd_hca_cap_bits { u8 log_max_rqt[0x5]; u8 reserved_at_390[0x3]; u8 log_max_rqt_size[0x5]; - u8 reserved_at_398[0x1]; + u8 tlp_device_emulation_manager[0x1]; u8 vnic_env_cnt_bar_uar_access[0x1]; u8 vnic_env_cnt_odp_page_fault[0x1]; u8 log_max_tis_per_sq[0x5]; @@ -3830,6 +3850,7 @@ union mlx5_ifc_hca_cap_union_bits { struct mlx5_ifc_tls_cap_bits tls_cap; struct mlx5_ifc_device_mem_cap_bits device_mem_cap; struct mlx5_ifc_virtio_emulation_cap_bits virtio_emulation_cap; + struct mlx5_ifc_tlp_dev_emu_capabilities_bits tlp_dev_emu_capabilities; struct mlx5_ifc_macsec_cap_bits macsec_cap; struct mlx5_ifc_crypto_cap_bits crypto_cap; struct mlx5_ifc_ipsec_cap_bits ipsec_cap; --=20 2.53.0 From nobody Tue Apr 7 12:21:56 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 65DCA194C96; Wed, 25 Feb 2026 14:19:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772029189; cv=none; b=mrcp0wshDfvI04/Jbf2qSohgSYxsQ0XQvOT6X2ICi4/SrsQ/0MbFt+becAmuv6YBzr2LUBxDM9p5KiU4jTz3F/uQZ3sc9H+e1l5+yLkusYo+cCdQFYdebLxapm8IbqHF97xw3YRemC5PhoHHeaFxGklKF8anxwrN2SGuk72uAYM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772029189; c=relaxed/simple; bh=LjkNyi4+8af+Iol0lcnNqKS0v5jJtDVE376oijPOWrs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Xv0xtYVrc4VSM8FXY5jI9JpGJwwQQnqYfPiH+ve2/cTK9MeRoDovaR62ZFx+RM70M5iqi06VsjpwQm786R3Ytwh/Uvj8KcyBiEBiBNuob93Y/cPEQmVpurtNfk7hm542HqzglJc4YDDR5I5vni+orpp41Vde9pQk8EEQxh3+bHg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=Z28al3w+; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="Z28al3w+" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 9BF7FC116D0; Wed, 25 Feb 2026 14:19:48 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1772029189; bh=LjkNyi4+8af+Iol0lcnNqKS0v5jJtDVE376oijPOWrs=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=Z28al3w+yk1NqXv1mwU0z1g2He27OuimviiVNuR6oGDZIGnHRYJ1VG3JI7arcondh qxcEANDgPMWfy7QqGvqeKeqo45FEW/Wdo/RdUXqZOlM80OyhhTNAtNlYhlsyxP/X3e /gBgN7YGQ6OfcS0+74cAXxB9bbgzYooUT8LD+gDn9yb01GYsjBfyQJ+lQv1CZ86J6e ex1iqlnbkfO1n3ZEyq+Bz5CIJthTCzyuUOatAWZNHhoGE6itstqD/KL27q2TaisSEA enDQ7cdeZuNTpMKmdQDCB+omC41frde6TccD2VBXS/H92Gnove0clKmUOZCaDCfyCg czZzqp+jHkGcQ== From: Leon Romanovsky To: Saeed Mahameed , Leon Romanovsky , Tariq Toukan , Mark Bloch , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Jason Gunthorpe Cc: linux-rdma@vger.kernel.org, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, Maher Sanalla Subject: [PATCH mlx5-next 2/6] net/mlx5: Expose TLP emulation capabilities Date: Wed, 25 Feb 2026 16:19:32 +0200 Message-ID: <20260225-var-tlp-v1-2-fe14a7ac7731@nvidia.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260225-var-tlp-v1-0-fe14a7ac7731@nvidia.com> References: <20260225-var-tlp-v1-0-fe14a7ac7731@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" X-Mailer: b4 0.15-dev-47773 Content-Transfer-Encoding: quoted-printable From: Maher Sanalla Expose and query TLP device emulation caps on driver load. Signed-off-by: Maher Sanalla Signed-off-by: Leon Romanovsky --- drivers/net/ethernet/mellanox/mlx5/core/fw.c | 6 ++++++ drivers/net/ethernet/mellanox/mlx5/core/main.c | 1 + include/linux/mlx5/device.h | 9 +++++++++ 3 files changed, 16 insertions(+) diff --git a/drivers/net/ethernet/mellanox/mlx5/core/fw.c b/drivers/net/eth= ernet/mellanox/mlx5/core/fw.c index eeb4437975f2..55249f405841 100644 --- a/drivers/net/ethernet/mellanox/mlx5/core/fw.c +++ b/drivers/net/ethernet/mellanox/mlx5/core/fw.c @@ -255,6 +255,12 @@ int mlx5_query_hca_caps(struct mlx5_core_dev *dev) return err; } =20 + if (MLX5_CAP_GEN(dev, tlp_device_emulation_manager)) { + err =3D mlx5_core_get_caps_mode(dev, MLX5_CAP_TLP_EMULATION, HCA_CAP_OPM= OD_GET_CUR); + if (err) + return err; + } + if (MLX5_CAP_GEN(dev, ipsec_offload)) { err =3D mlx5_core_get_caps_mode(dev, MLX5_CAP_IPSEC, HCA_CAP_OPMOD_GET_C= UR); if (err) diff --git a/drivers/net/ethernet/mellanox/mlx5/core/main.c b/drivers/net/e= thernet/mellanox/mlx5/core/main.c index fdc3ba20912e..b0bc4a7d4a93 100644 --- a/drivers/net/ethernet/mellanox/mlx5/core/main.c +++ b/drivers/net/ethernet/mellanox/mlx5/core/main.c @@ -1772,6 +1772,7 @@ static const int types[] =3D { MLX5_CAP_CRYPTO, MLX5_CAP_SHAMPO, MLX5_CAP_ADV_RDMA, + MLX5_CAP_TLP_EMULATION, }; =20 static void mlx5_hca_caps_free(struct mlx5_core_dev *dev) diff --git a/include/linux/mlx5/device.h b/include/linux/mlx5/device.h index b37fe39cef27..25c6b42140b2 100644 --- a/include/linux/mlx5/device.h +++ b/include/linux/mlx5/device.h @@ -1259,6 +1259,7 @@ enum mlx5_cap_type { MLX5_CAP_PORT_SELECTION =3D 0x25, MLX5_CAP_ADV_VIRTUALIZATION =3D 0x26, MLX5_CAP_ADV_RDMA =3D 0x28, + MLX5_CAP_TLP_EMULATION =3D 0x2a, /* NUM OF CAP Types */ MLX5_CAP_NUM }; @@ -1481,6 +1482,14 @@ enum mlx5_qcam_feature_groups { MLX5_GET64(virtio_emulation_cap, \ (mdev)->caps.hca[MLX5_CAP_VDPA_EMULATION]->cur, cap) =20 +#define MLX5_CAP_DEV_TLP_EMULATION(mdev, cap)\ + MLX5_GET(tlp_dev_emu_capabilities, \ + (mdev)->caps.hca[MLX5_CAP_TLP_EMULATION]->cur, cap) + +#define MLX5_CAP64_DEV_TLP_EMULATION(mdev, cap)\ + MLX5_GET64(tlp_dev_emu_capabilities, \ + (mdev)->caps.hca[MLX5_CAP_TLP_EMULATION]->cur, cap) + #define MLX5_CAP_IPSEC(mdev, cap)\ MLX5_GET(ipsec_cap, (mdev)->caps.hca[MLX5_CAP_IPSEC]->cur, cap) =20 --=20 2.53.0 From nobody Tue Apr 7 12:21:56 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B46E3194C96; Wed, 25 Feb 2026 14:19:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772029192; cv=none; b=d3/m/ykXf0Eqy+agPfYLkWVLnHpmA7j49jCHwjYECWoCK0y+PEslKb3WKKJhYcxc07syxPgGuzg4OilNBDpoRrJg6IdDVykxLw0lOgtJ7AC32wvzP6stqZ9nbpu0F7qdkINuxf3W7Ov+140whKcLuKRu3gR2bi29SxWZaJ60MrY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772029192; c=relaxed/simple; bh=oCHXWqbGbkbUkAeuFWoJ2UsgSUH4bWiDsWHTPRNOBYE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Tv0jFK6YFdC0BpmePNOaiXRkBYeaw293cxc/DYsKU3pBm55Jql9/ahkn/h8vm0Iab+oluJm6asf19wGANW/V90QIF6EVx08+KOQevJ0Qo3tFf8RDO9G8g5+L0qpZW0jt3CYcCaDDn9W0RMw5/VlS7o00tmCbq3KxAaiq3Iua55E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=YROCJD7a; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="YROCJD7a" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 00942C19421; Wed, 25 Feb 2026 14:19:51 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1772029192; bh=oCHXWqbGbkbUkAeuFWoJ2UsgSUH4bWiDsWHTPRNOBYE=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=YROCJD7anBwanDxoHs3wcZNaK5Gbv81M3l1OBpBSjkm36GeI1q5i4gOkpVDMR6K/L WZEUMKvRVHcA/VU7gL3KwBgjYT+7+j25TylZSXNhehFPY4LjAVe2c619dA9CBFpgg0 Ga7/sz22fjB48Gf0STnRwfhzb2o2t3G304kZll/vYNyNocYtoat2UvptpN8HdD9YXd ilL0gz/cci/OxciHthoGhWikmh0S4zyL0pSdnmwfbkytIv2IdTYKLDZ1jh54QljDt8 PUcaqaL/PT2ctri1Nhp24qwfbiRvBNybNl0Xr/pt8mnMK0el/9SBegCOUnfe/SSkS6 wUceiouDHAQEw== From: Leon Romanovsky To: Saeed Mahameed , Leon Romanovsky , Tariq Toukan , Mark Bloch , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Jason Gunthorpe Cc: linux-rdma@vger.kernel.org, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, Maher Sanalla Subject: [PATCH rdma-next 3/6] RDMA/mlx5: Refactor VAR table to use region abstraction Date: Wed, 25 Feb 2026 16:19:33 +0200 Message-ID: <20260225-var-tlp-v1-3-fe14a7ac7731@nvidia.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260225-var-tlp-v1-0-fe14a7ac7731@nvidia.com> References: <20260225-var-tlp-v1-0-fe14a7ac7731@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" X-Mailer: b4 0.15-dev-47773 Content-Transfer-Encoding: quoted-printable From: Maher Sanalla Extract mlx5_var_region struct from mlx5_var_table to enable supporting multiple VAR regions in VAR table, which will be used in the upcoming patches (Virtio emulation VAR and TLP emulation VAR). Signed-off-by: Maher Sanalla Signed-off-by: Leon Romanovsky --- drivers/infiniband/hw/mlx5/main.c | 62 +++++++++++++++++++-------------= ---- drivers/infiniband/hw/mlx5/mlx5_ib.h | 6 +++- 2 files changed, 38 insertions(+), 30 deletions(-) diff --git a/drivers/infiniband/hw/mlx5/main.c b/drivers/infiniband/hw/mlx5= /main.c index 26ee8e763d5e..835fe2a95ad6 100644 --- a/drivers/infiniband/hw/mlx5/main.c +++ b/drivers/infiniband/hw/mlx5/main.c @@ -2524,6 +2524,7 @@ static void mlx5_ib_mmap_free(struct rdma_user_mmap_e= ntry *entry) struct mlx5_ib_dev *dev =3D to_mdev(entry->ucontext->device); struct mlx5_var_table *var_table =3D &dev->var_table; struct mlx5_ib_ucontext *context =3D to_mucontext(entry->ucontext); + struct mlx5_var_region *var_region; =20 switch (mentry->mmap_flag) { case MLX5_IB_MMAP_TYPE_MEMIC: @@ -2531,9 +2532,10 @@ static void mlx5_ib_mmap_free(struct rdma_user_mmap_= entry *entry) mlx5_ib_dm_mmap_free(dev, mentry); break; case MLX5_IB_MMAP_TYPE_VAR: - mutex_lock(&var_table->bitmap_lock); - clear_bit(mentry->page_idx, var_table->bitmap); - mutex_unlock(&var_table->bitmap_lock); + var_region =3D &var_table->var_region; + mutex_lock(&var_region->bitmap_lock); + clear_bit(mentry->page_idx, var_region->bitmap); + mutex_unlock(&var_region->bitmap_lock); kfree(mentry); break; case MLX5_IB_MMAP_TYPE_UAR_WC: @@ -4143,43 +4145,45 @@ static struct mlx5_user_mmap_entry * alloc_var_entry(struct mlx5_ib_ucontext *c) { struct mlx5_user_mmap_entry *entry; + struct mlx5_var_region *var_region; struct mlx5_var_table *var_table; u32 page_idx; int err; =20 var_table =3D &to_mdev(c->ibucontext.device)->var_table; + var_region =3D &var_table->var_region; entry =3D kzalloc_obj(*entry); if (!entry) return ERR_PTR(-ENOMEM); =20 - mutex_lock(&var_table->bitmap_lock); - page_idx =3D find_first_zero_bit(var_table->bitmap, - var_table->num_var_hw_entries); - if (page_idx >=3D var_table->num_var_hw_entries) { + mutex_lock(&var_region->bitmap_lock); + page_idx =3D find_first_zero_bit(var_region->bitmap, + var_region->num_var_hw_entries); + if (page_idx >=3D var_region->num_var_hw_entries) { err =3D -ENOSPC; - mutex_unlock(&var_table->bitmap_lock); + mutex_unlock(&var_region->bitmap_lock); goto end; } =20 - set_bit(page_idx, var_table->bitmap); - mutex_unlock(&var_table->bitmap_lock); + set_bit(page_idx, var_region->bitmap); + mutex_unlock(&var_region->bitmap_lock); =20 - entry->address =3D var_table->hw_start_addr + - (page_idx * var_table->stride_size); + entry->address =3D var_region->hw_start_addr + + (page_idx * var_region->stride_size); entry->page_idx =3D page_idx; entry->mmap_flag =3D MLX5_IB_MMAP_TYPE_VAR; =20 err =3D mlx5_rdma_user_mmap_entry_insert(c, entry, - var_table->stride_size); + var_region->stride_size); if (err) goto err_insert; =20 return entry; =20 err_insert: - mutex_lock(&var_table->bitmap_lock); - clear_bit(page_idx, var_table->bitmap); - mutex_unlock(&var_table->bitmap_lock); + mutex_lock(&var_region->bitmap_lock); + clear_bit(page_idx, var_region->bitmap); + mutex_unlock(&var_region->bitmap_lock); end: kfree(entry); return ERR_PTR(err); @@ -4607,10 +4611,10 @@ static const struct ib_device_ops mlx5_ib_dev_xrc_o= ps =3D { INIT_RDMA_OBJ_SIZE(ib_xrcd, mlx5_ib_xrcd, ibxrcd), }; =20 -static int mlx5_ib_init_var_table(struct mlx5_ib_dev *dev) +static int mlx5_ib_init_var_region(struct mlx5_ib_dev *dev) { + struct mlx5_var_region *var_region =3D &dev->var_table.var_region; struct mlx5_core_dev *mdev =3D dev->mdev; - struct mlx5_var_table *var_table =3D &dev->var_table; u8 log_doorbell_bar_size; u8 log_doorbell_stride; u64 bar_size; @@ -4619,17 +4623,17 @@ static int mlx5_ib_init_var_table(struct mlx5_ib_de= v *dev) log_doorbell_bar_size); log_doorbell_stride =3D MLX5_CAP_DEV_VDPA_EMULATION(mdev, log_doorbell_stride); - var_table->hw_start_addr =3D dev->mdev->bar_addr + + var_region->hw_start_addr =3D dev->mdev->bar_addr + MLX5_CAP64_DEV_VDPA_EMULATION(mdev, doorbell_bar_offset); bar_size =3D (1ULL << log_doorbell_bar_size) * 4096; - var_table->stride_size =3D 1ULL << log_doorbell_stride; - var_table->num_var_hw_entries =3D div_u64(bar_size, - var_table->stride_size); - mutex_init(&var_table->bitmap_lock); - var_table->bitmap =3D bitmap_zalloc(var_table->num_var_hw_entries, - GFP_KERNEL); - return (var_table->bitmap) ? 0 : -ENOMEM; + var_region->stride_size =3D 1ULL << log_doorbell_stride; + var_region->num_var_hw_entries =3D div_u64(bar_size, + var_region->stride_size); + mutex_init(&var_region->bitmap_lock); + var_region->bitmap =3D bitmap_zalloc(var_region->num_var_hw_entries, + GFP_KERNEL); + return (var_region->bitmap) ? 0 : -ENOMEM; } =20 static void mlx5_ib_cleanup_ucaps(struct mlx5_ib_dev *dev) @@ -4673,7 +4677,7 @@ static void mlx5_ib_stage_caps_cleanup(struct mlx5_ib= _dev *dev) MLX5_HCA_CAP_2_GENERAL_OBJECT_TYPES_RDMA_CTRL) mlx5_ib_cleanup_ucaps(dev); =20 - bitmap_free(dev->var_table.bitmap); + bitmap_free(dev->var_table.var_region.bitmap); } =20 static int mlx5_ib_stage_caps_init(struct mlx5_ib_dev *dev) @@ -4721,7 +4725,7 @@ static int mlx5_ib_stage_caps_init(struct mlx5_ib_dev= *dev) =20 if (MLX5_CAP_GEN_64(dev->mdev, general_obj_types) & MLX5_GENERAL_OBJ_TYPES_CAP_VIRTIO_NET_Q) { - err =3D mlx5_ib_init_var_table(dev); + err =3D mlx5_ib_init_var_region(dev); if (err) return err; } @@ -4738,7 +4742,7 @@ static int mlx5_ib_stage_caps_init(struct mlx5_ib_dev= *dev) return 0; =20 err_ucaps: - bitmap_free(dev->var_table.bitmap); + bitmap_free(dev->var_table.var_region.bitmap); return err; } =20 diff --git a/drivers/infiniband/hw/mlx5/mlx5_ib.h b/drivers/infiniband/hw/m= lx5/mlx5_ib.h index 2556e326afde..3d0ae52c68a7 100644 --- a/drivers/infiniband/hw/mlx5/mlx5_ib.h +++ b/drivers/infiniband/hw/mlx5/mlx5_ib.h @@ -1132,7 +1132,7 @@ struct mlx5_devx_event_table { struct xarray event_xa; }; =20 -struct mlx5_var_table { +struct mlx5_var_region { /* serialize updating the bitmap */ struct mutex bitmap_lock; unsigned long *bitmap; @@ -1141,6 +1141,10 @@ struct mlx5_var_table { u64 num_var_hw_entries; }; =20 +struct mlx5_var_table { + struct mlx5_var_region var_region; +}; + struct mlx5_port_caps { bool has_smi; u8 ext_port_cap; --=20 2.53.0 From nobody Tue Apr 7 12:21:56 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 284373B961D; Wed, 25 Feb 2026 14:20:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772029202; cv=none; b=Y5J1UOMT92kZ5hFjr1HJmfndyGM/xy7nzxICeGNmrLhUzFq5usBaeHUigES16bmPuCC2YpDqFuUY9IgbWQ7OJkaFK6hIGFmgEbjM4uR/GPUeH9zf+3IzC5SqVSU5KjHE842Qac4ah4R5zvjkyoKHVLM6C0w2/ayonouJmaUOxjw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772029202; c=relaxed/simple; bh=oz+j+A+rE2XswhiJBlj63eWf/P56b9Co0UAl2knfd6A=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=LHm+l5Ey/4/vg/zg38phW6DAJt394fNEyoJr7fVjpzJJXqGK3asBULK5JykkH+jsfiTELR+eIq0gqiOW9y/uE13YReEk1dGjqV7So/9kiqrF6COJMqYrGqa+hX3R6Wg/i2OFa7km6pPiXSaGExqE6himSsbdBTVBxrW/5wtFYr8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=UDg3ADMo; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="UDg3ADMo" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 73D40C116D0; Wed, 25 Feb 2026 14:20:01 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1772029201; bh=oz+j+A+rE2XswhiJBlj63eWf/P56b9Co0UAl2knfd6A=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=UDg3ADMo0Rfs+pyTBPF5xEda7wOWBknOgKyz5CqT2Wd2oGdwAXryOgrH0dkR8pXXJ l6u+GsZxBnmmRU3UY4s6tUFTeq4pN7scLWWA75Y0pwqPvdhDUFxXJGho2FGl5vpJ8t 3dkWTbS8XMJgEmGfu9qeR2Rxf0oBh0avQkAwtml3IjZbmwPpEeNEvV/VXkeLSo1Dq+ PtQ3nptlSsiwjMj57I9Zt5JKN/5cceN316ZHAvddluGj2tC8PZV2AE5Xwxh6HEOsOx y4Hl2nFQw0l6EYWxsc/xuw0JiwKPvP03xk9XNI2R1+e8NNcEsvg9TWNBQg/eDYaXDr EABu+QlMydPoA== From: Leon Romanovsky To: Saeed Mahameed , Leon Romanovsky , Tariq Toukan , Mark Bloch , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Jason Gunthorpe Cc: linux-rdma@vger.kernel.org, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, Maher Sanalla Subject: [PATCH rdma-next 4/6] RDMA/mlx5: Add TLP VAR region support and infrastructure Date: Wed, 25 Feb 2026 16:19:34 +0200 Message-ID: <20260225-var-tlp-v1-4-fe14a7ac7731@nvidia.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260225-var-tlp-v1-0-fe14a7ac7731@nvidia.com> References: <20260225-var-tlp-v1-0-fe14a7ac7731@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" X-Mailer: b4 0.15-dev-47773 Content-Transfer-Encoding: quoted-printable From: Maher Sanalla Add support for TLP (Transaction Layer Packet) VAR regions used by software-defined device emulation. TLP VAR provides dedicated response gateways for sending TLP responses back to the host in TLP emulation scenarios. Signed-off-by: Maher Sanalla Signed-off-by: Leon Romanovsky --- drivers/infiniband/hw/mlx5/main.c | 57 ++++++++++++++++++++++++++++++++= ---- drivers/infiniband/hw/mlx5/mlx5_ib.h | 2 ++ 2 files changed, 54 insertions(+), 5 deletions(-) diff --git a/drivers/infiniband/hw/mlx5/main.c b/drivers/infiniband/hw/mlx5= /main.c index 835fe2a95ad6..424426a2cd76 100644 --- a/drivers/infiniband/hw/mlx5/main.c +++ b/drivers/infiniband/hw/mlx5/main.c @@ -2518,6 +2518,15 @@ mlx5_ib_pgoff_to_mmap_entry(struct ib_ucontext *ucon= text, off_t pg_off) return rdma_user_mmap_entry_get_pgoff(ucontext, entry_pgoff); } =20 +static void mlx5_ib_free_var_mmap_entry(struct mlx5_user_mmap_entry *mentr= y, + struct mlx5_var_region *var_region) +{ + mutex_lock(&var_region->bitmap_lock); + clear_bit(mentry->page_idx, var_region->bitmap); + mutex_unlock(&var_region->bitmap_lock); + kfree(mentry); +} + static void mlx5_ib_mmap_free(struct rdma_user_mmap_entry *entry) { struct mlx5_user_mmap_entry *mentry =3D to_mmmap(entry); @@ -2533,10 +2542,11 @@ static void mlx5_ib_mmap_free(struct rdma_user_mmap= _entry *entry) break; case MLX5_IB_MMAP_TYPE_VAR: var_region =3D &var_table->var_region; - mutex_lock(&var_region->bitmap_lock); - clear_bit(mentry->page_idx, var_region->bitmap); - mutex_unlock(&var_region->bitmap_lock); - kfree(mentry); + mlx5_ib_free_var_mmap_entry(mentry, var_region); + break; + case MLX5_IB_MMAP_TYPE_TLP_VAR: + var_region =3D &var_table->tlp_var_region; + mlx5_ib_free_var_mmap_entry(mentry, var_region); break; case MLX5_IB_MMAP_TYPE_UAR_WC: case MLX5_IB_MMAP_TYPE_UAR_NC: @@ -2687,6 +2697,7 @@ static int mlx5_ib_mmap_offset(struct mlx5_ib_dev *de= v, mentry =3D to_mmmap(entry); pfn =3D (mentry->address >> PAGE_SHIFT); if (mentry->mmap_flag =3D=3D MLX5_IB_MMAP_TYPE_VAR || + mentry->mmap_flag =3D=3D MLX5_IB_MMAP_TYPE_TLP_VAR || mentry->mmap_flag =3D=3D MLX5_IB_MMAP_TYPE_UAR_NC) prot =3D pgprot_noncached(vma->vm_page_prot); else @@ -4636,6 +4647,28 @@ static int mlx5_ib_init_var_region(struct mlx5_ib_de= v *dev) return (var_region->bitmap) ? 0 : -ENOMEM; } =20 +static int mlx5_ib_init_tlp_var_region(struct mlx5_ib_dev *dev) +{ + struct mlx5_var_region *var_region =3D &dev->var_table.tlp_var_region; + struct mlx5_core_dev *mdev =3D dev->mdev; + u8 log_tlp_var_stride; + + log_tlp_var_stride =3D + MLX5_CAP_DEV_TLP_EMULATION(mdev, log_tlp_rsp_gw_page_stride); + var_region->hw_start_addr =3D + dev->mdev->bar_addr + + MLX5_CAP64_DEV_TLP_EMULATION(mdev, tlp_rsp_gw_pages_bar_offset); + + var_region->stride_size =3D (1ULL << log_tlp_var_stride) * 4096; + var_region->num_var_hw_entries =3D + MLX5_CAP_DEV_TLP_EMULATION(mdev, tlp_rsp_gw_num_pages); + + mutex_init(&var_region->bitmap_lock); + var_region->bitmap =3D bitmap_zalloc(var_region->num_var_hw_entries, + GFP_KERNEL); + return (var_region->bitmap) ? 0 : -ENOMEM; +} + static void mlx5_ib_cleanup_ucaps(struct mlx5_ib_dev *dev) { if (MLX5_CAP_GEN(dev->mdev, uctx_cap) & MLX5_UCTX_CAP_RDMA_CTRL) @@ -4671,13 +4704,19 @@ static int mlx5_ib_init_ucaps(struct mlx5_ib_dev *d= ev) return ret; } =20 +static void mlx5_ib_cleanup_var_table(struct mlx5_ib_dev *dev) +{ + bitmap_free(dev->var_table.var_region.bitmap); + bitmap_free(dev->var_table.tlp_var_region.bitmap); +} + static void mlx5_ib_stage_caps_cleanup(struct mlx5_ib_dev *dev) { if (MLX5_CAP_GEN_2_64(dev->mdev, general_obj_types_127_64) & MLX5_HCA_CAP_2_GENERAL_OBJECT_TYPES_RDMA_CTRL) mlx5_ib_cleanup_ucaps(dev); =20 - bitmap_free(dev->var_table.var_region.bitmap); + mlx5_ib_cleanup_var_table(dev); } =20 static int mlx5_ib_stage_caps_init(struct mlx5_ib_dev *dev) @@ -4737,10 +4776,18 @@ static int mlx5_ib_stage_caps_init(struct mlx5_ib_d= ev *dev) goto err_ucaps; } =20 + if (MLX5_CAP_GEN(dev->mdev, tlp_device_emulation_manager)) { + err =3D mlx5_ib_init_tlp_var_region(dev); + if (err) + goto err_tlp_var; + } + dev->ib_dev.use_cq_dim =3D true; =20 return 0; =20 +err_tlp_var: + mlx5_ib_cleanup_ucaps(dev); err_ucaps: bitmap_free(dev->var_table.var_region.bitmap); return err; diff --git a/drivers/infiniband/hw/mlx5/mlx5_ib.h b/drivers/infiniband/hw/m= lx5/mlx5_ib.h index 3d0ae52c68a7..5f789291be93 100644 --- a/drivers/infiniband/hw/mlx5/mlx5_ib.h +++ b/drivers/infiniband/hw/mlx5/mlx5_ib.h @@ -162,6 +162,7 @@ enum mlx5_ib_mmap_type { MLX5_IB_MMAP_TYPE_UAR_WC =3D 3, MLX5_IB_MMAP_TYPE_UAR_NC =3D 4, MLX5_IB_MMAP_TYPE_MEMIC_OP =3D 5, + MLX5_IB_MMAP_TYPE_TLP_VAR =3D 6, }; =20 struct mlx5_bfreg_info { @@ -1143,6 +1144,7 @@ struct mlx5_var_region { =20 struct mlx5_var_table { struct mlx5_var_region var_region; + struct mlx5_var_region tlp_var_region; }; =20 struct mlx5_port_caps { --=20 2.53.0 From nobody Tue Apr 7 12:21:56 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EA0B83D3D0B; Wed, 25 Feb 2026 14:19:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772029196; cv=none; b=NSF/I1VUWKeO4UrhsaJeeBxpEj0oCbXL/I18NaI3OwtxYcs2y6jpmsjUIWZZ8vgN/GYAJ5KF8hHeiRTQ4uBx4tiKN8EQqvYCeLc7bQnQDICpGfQtLm+dEEfUnQDuPZXkyK1Qr+jxkR9RptXTMzLuP9hMu30i60Ly33ca1fGqBlE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772029196; c=relaxed/simple; bh=w3TVcaeOV/ur73vBlLQPPQzK3QrbtKyo5WZcT/7pBK0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=j0gz858impADsOZr3LEsXFdexj2TxpZd4zIlyoSI+HKKlpTJdpo0h25dCb49LcnlIPV9HfNNovqujRIG+OpE+XfGlqo+SzrDHLFNuRwgitW1UxgpgTUIhcEUD+NzemCB3hwjrvulvoysduMcDbUB5bTtwWD/4r8LRZ93nf1iiNI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=scaT0NcX; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="scaT0NcX" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 2BB42C2BC86; Wed, 25 Feb 2026 14:19:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1772029195; bh=w3TVcaeOV/ur73vBlLQPPQzK3QrbtKyo5WZcT/7pBK0=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=scaT0NcXf0zU+C6dGUJOkJHE0QSd2C6ZMVxUG+X7zGAUrKKTOAM4zVG4feH4rCiaN LRqXJDXevdkKfDKCVcYjYfJJvty3CTT4PQFNjgpq+C09CiW01g9HIBWupldyoMev7h QyN5w8EDIc2MtcMAsGdHhK14yCbAaEiHWVaS3Y+6TqGJmCq5zUJLRu2a2yHkywR4dC PxRESsYQnC1ZST3v8mnWMKQcMXON5aleEH/008bxSUKrILL42izhRDXFVG9PXv8Cm5 QXUVGc9O2SLzSb8UpMHihbyJtQtzoWdWloT5lwh8M5M9ns8uPDArZQHfjmIunBf0ii mS9bEkYpJfXkw== From: Leon Romanovsky To: Saeed Mahameed , Leon Romanovsky , Tariq Toukan , Mark Bloch , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Jason Gunthorpe Cc: linux-rdma@vger.kernel.org, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, Maher Sanalla Subject: [PATCH rdma-next 5/6] RDMA/mlx5: Add support for TLP VAR allocation Date: Wed, 25 Feb 2026 16:19:35 +0200 Message-ID: <20260225-var-tlp-v1-5-fe14a7ac7731@nvidia.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260225-var-tlp-v1-0-fe14a7ac7731@nvidia.com> References: <20260225-var-tlp-v1-0-fe14a7ac7731@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" X-Mailer: b4 0.15-dev-47773 Content-Transfer-Encoding: quoted-printable From: Maher Sanalla Extend the VAR allocation UAPI to accept an optional flags attribute, allowing userspace to request TLP VAR allocation via the MLX5_IB_UAPI_VAR_ALLOC_FLAG_TLP flag. When the TLP flag "MLX5_IB_UAPI_VAR_ALLOC_FLAG_TLP" is specified, the driver selects the TLP VAR region for allocation instead of the regular VirtIO VAR region. Signed-off-by: Maher Sanalla Signed-off-by: Leon Romanovsky --- drivers/infiniband/hw/mlx5/main.c | 40 ++++++++++++++++++++++++++-= ---- include/uapi/rdma/mlx5_user_ioctl_cmds.h | 1 + include/uapi/rdma/mlx5_user_ioctl_verbs.h | 4 ++++ 3 files changed, 39 insertions(+), 6 deletions(-) diff --git a/drivers/infiniband/hw/mlx5/main.c b/drivers/infiniband/hw/mlx5= /main.c index 424426a2cd76..77cd11c6cca9 100644 --- a/drivers/infiniband/hw/mlx5/main.c +++ b/drivers/infiniband/hw/mlx5/main.c @@ -4153,7 +4153,7 @@ static int mlx5_rdma_user_mmap_entry_insert(struct ml= x5_ib_ucontext *c, } =20 static struct mlx5_user_mmap_entry * -alloc_var_entry(struct mlx5_ib_ucontext *c) +alloc_var_entry(struct mlx5_ib_ucontext *c, u32 flags) { struct mlx5_user_mmap_entry *entry; struct mlx5_var_region *var_region; @@ -4162,7 +4162,11 @@ alloc_var_entry(struct mlx5_ib_ucontext *c) int err; =20 var_table =3D &to_mdev(c->ibucontext.device)->var_table; - var_region =3D &var_table->var_region; + if (flags & MLX5_IB_UAPI_VAR_ALLOC_FLAG_TLP) + var_region =3D &var_table->tlp_var_region; + else + var_region =3D &var_table->var_region; + entry =3D kzalloc_obj(*entry); if (!entry) return ERR_PTR(-ENOMEM); @@ -4182,7 +4186,9 @@ alloc_var_entry(struct mlx5_ib_ucontext *c) entry->address =3D var_region->hw_start_addr + (page_idx * var_region->stride_size); entry->page_idx =3D page_idx; - entry->mmap_flag =3D MLX5_IB_MMAP_TYPE_VAR; + entry->mmap_flag =3D flags & MLX5_IB_UAPI_VAR_ALLOC_FLAG_TLP ? + MLX5_IB_MMAP_TYPE_TLP_VAR : + MLX5_IB_MMAP_TYPE_VAR; =20 err =3D mlx5_rdma_user_mmap_entry_insert(c, entry, var_region->stride_size); @@ -4205,9 +4211,10 @@ static int UVERBS_HANDLER(MLX5_IB_METHOD_VAR_OBJ_ALL= OC)( { struct ib_uobject *uobj =3D uverbs_attr_get_uobject( attrs, MLX5_IB_ATTR_VAR_OBJ_ALLOC_HANDLE); - struct mlx5_ib_ucontext *c; struct mlx5_user_mmap_entry *entry; + struct mlx5_ib_ucontext *c; u64 mmap_offset; + u32 flags =3D 0; u32 length; int err; =20 @@ -4215,7 +4222,24 @@ static int UVERBS_HANDLER(MLX5_IB_METHOD_VAR_OBJ_ALL= OC)( if (IS_ERR(c)) return PTR_ERR(c); =20 - entry =3D alloc_var_entry(c); + err =3D uverbs_get_flags32(&flags, attrs, + MLX5_IB_ATTR_VAR_OBJ_ALLOC_FLAGS, + MLX5_IB_UAPI_VAR_ALLOC_FLAG_TLP); + if (err) + return err; + + if (flags & MLX5_IB_UAPI_VAR_ALLOC_FLAG_TLP) { + if (!MLX5_CAP_GEN(to_mdev(c->ibucontext.device)->mdev, + tlp_device_emulation_manager)) + return -EOPNOTSUPP; + } else { + if (!(MLX5_CAP_GEN_64(to_mdev(c->ibucontext.device)->mdev, + general_obj_types) & + MLX5_GENERAL_OBJ_TYPES_CAP_VIRTIO_NET_Q)) + return -EOPNOTSUPP; + } + + entry =3D alloc_var_entry(c, flags); if (IS_ERR(entry)) return PTR_ERR(entry); =20 @@ -4245,6 +4269,9 @@ DECLARE_UVERBS_NAMED_METHOD( MLX5_IB_OBJECT_VAR, UVERBS_ACCESS_NEW, UA_MANDATORY), + UVERBS_ATTR_FLAGS_IN(MLX5_IB_ATTR_VAR_OBJ_ALLOC_FLAGS, + enum mlx5_ib_uapi_var_alloc_flags, + UA_OPTIONAL), UVERBS_ATTR_PTR_OUT(MLX5_IB_ATTR_VAR_OBJ_ALLOC_PAGE_ID, UVERBS_ATTR_TYPE(u32), UA_MANDATORY), @@ -4272,7 +4299,8 @@ static bool var_is_supported(struct ib_device *device) struct mlx5_ib_dev *dev =3D to_mdev(device); =20 return (MLX5_CAP_GEN_64(dev->mdev, general_obj_types) & - MLX5_GENERAL_OBJ_TYPES_CAP_VIRTIO_NET_Q); + MLX5_GENERAL_OBJ_TYPES_CAP_VIRTIO_NET_Q) || + MLX5_CAP_GEN(dev->mdev, tlp_device_emulation_manager); } =20 static struct mlx5_user_mmap_entry * diff --git a/include/uapi/rdma/mlx5_user_ioctl_cmds.h b/include/uapi/rdma/m= lx5_user_ioctl_cmds.h index 18f9fe070213..01a2a050e468 100644 --- a/include/uapi/rdma/mlx5_user_ioctl_cmds.h +++ b/include/uapi/rdma/mlx5_user_ioctl_cmds.h @@ -139,6 +139,7 @@ enum mlx5_ib_var_alloc_attrs { MLX5_IB_ATTR_VAR_OBJ_ALLOC_MMAP_OFFSET, MLX5_IB_ATTR_VAR_OBJ_ALLOC_MMAP_LENGTH, MLX5_IB_ATTR_VAR_OBJ_ALLOC_PAGE_ID, + MLX5_IB_ATTR_VAR_OBJ_ALLOC_FLAGS, }; =20 enum mlx5_ib_var_obj_destroy_attrs { diff --git a/include/uapi/rdma/mlx5_user_ioctl_verbs.h b/include/uapi/rdma/= mlx5_user_ioctl_verbs.h index 8f86e79d78a5..ef295b38a1cf 100644 --- a/include/uapi/rdma/mlx5_user_ioctl_verbs.h +++ b/include/uapi/rdma/mlx5_user_ioctl_verbs.h @@ -100,6 +100,10 @@ enum mlx5_ib_uapi_query_port_flags { MLX5_IB_UAPI_QUERY_PORT_ESW_OWNER_VHCA_ID =3D 1 << 5, }; =20 +enum mlx5_ib_uapi_var_alloc_flags { + MLX5_IB_UAPI_VAR_ALLOC_FLAG_TLP =3D 1 << 0, +}; + struct mlx5_ib_uapi_reg { __u32 value; __u32 mask; --=20 2.53.0 From nobody Tue Apr 7 12:21:56 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 122F53D34AD; Wed, 25 Feb 2026 14:19:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772029199; cv=none; b=JDEjt2nE+G1bIv1g9nQG2IkZxfv5JozQsvfpcO6oRndIRDdwDf9uDyS8DmtnVLVDAupY1B5mqxsMRoq3M9N477Dhjqorr3RQnsC3qTKllwah8zCD7qNBVGihhH9wQ+MGyk3KjB2AhNuwBqYZGd4gYFoYL/kqtVAdI8DdPA8e2j8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772029199; c=relaxed/simple; bh=IWfIW+hzTkf5nStjv+pYV1pJ3Vmlm4ZHSTNuOGvG28E=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=mRD9eFRJ9dp2lSb9LtRmepPvR7KrU7sXPdgKhQJEfrh54F5j52kyGOb2kFfOwQ7B0QLg9Xr8/fukI6K2dGBPpcU4QuoLaRSFIYCQIxlCS8YWIZcoVdMYVRPO4/eS5JCcXCuKeDtX8apwCt+ky6DDfwCmxPPaJf/fGP2z6PU4SFM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=aMQF+tXJ; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="aMQF+tXJ" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 48714C116D0; Wed, 25 Feb 2026 14:19:58 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1772029198; bh=IWfIW+hzTkf5nStjv+pYV1pJ3Vmlm4ZHSTNuOGvG28E=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=aMQF+tXJfP7CBNQnr+pR/bKhDKwwVWOMiGQqTKj63Ty1JgOGxyrGyH+lGjtG6aj28 N+tolxetZSs4XEjYAxrJXbH5QvzMGq8+AuAfkw5TbV0+jIWmGb1QvALgc05f+noXJ4 dGoZHWPjKTvYv8IwqNk1gNzF99XmsMdhVXg14jEzBCZwOTwQK9TR1nnB/IsHrB8TIp WQTn86d4i4bkuXh5TLKC6ltql3e5md4zkB87Gu+swkLUgSMoGIutrRvn3G5cslKAJj tx7OicPUFRzHsNNfQlQmHBxWnH+8ZnWlcFIIIyiiGaKnVn6k9LxYVNs0keMISewCEr fSjlrAvNMuiDw== From: Leon Romanovsky To: Saeed Mahameed , Leon Romanovsky , Tariq Toukan , Mark Bloch , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Jason Gunthorpe Cc: linux-rdma@vger.kernel.org, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, Maher Sanalla Subject: [PATCH rdma-next 6/6] RDMA/mlx5: Add VAR object query method for cross-process sharing Date: Wed, 25 Feb 2026 16:19:36 +0200 Message-ID: <20260225-var-tlp-v1-6-fe14a7ac7731@nvidia.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260225-var-tlp-v1-0-fe14a7ac7731@nvidia.com> References: <20260225-var-tlp-v1-0-fe14a7ac7731@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" X-Mailer: b4 0.15-dev-47773 Content-Transfer-Encoding: quoted-printable From: Maher Sanalla Introduce MLX5_IB_METHOD_VAR_OBJ_QUERY to enable cross-process sharing of VAR objects. This method allows a process that has imported the uverbs fd via ibv_import_device() to query an existing VAR handle and obtain the mmap parameters needed to map the VAR region into its address space. This follows the same pattern as UVERBS_METHOD_QUERY_MR, allowing userspace to implement mlx5dv_import_var() analogous to ibv_import_mr(). Signed-off-by: Maher Sanalla Signed-off-by: Leon Romanovsky --- drivers/infiniband/hw/mlx5/main.c | 47 ++++++++++++++++++++++++++++= +++- include/uapi/rdma/mlx5_user_ioctl_cmds.h | 8 ++++++ 2 files changed, 54 insertions(+), 1 deletion(-) diff --git a/drivers/infiniband/hw/mlx5/main.c b/drivers/infiniband/hw/mlx5= /main.c index 77cd11c6cca9..a75769f55d31 100644 --- a/drivers/infiniband/hw/mlx5/main.c +++ b/drivers/infiniband/hw/mlx5/main.c @@ -4263,6 +4263,34 @@ static int UVERBS_HANDLER(MLX5_IB_METHOD_VAR_OBJ_ALL= OC)( return err; } =20 +static int UVERBS_HANDLER(MLX5_IB_METHOD_VAR_OBJ_QUERY)( + struct uverbs_attr_bundle *attrs) +{ + struct mlx5_user_mmap_entry *entry =3D + uverbs_attr_get_obj(attrs, MLX5_IB_ATTR_VAR_OBJ_QUERY_HANDLE); + u64 mmap_offset; + u32 length; + int err; + + mmap_offset =3D mlx5_entry_to_mmap_offset(entry); + if (check_mul_overflow(entry->rdma_entry.npages, (u32)PAGE_SIZE, &length)) + return -EOVERFLOW; + + err =3D uverbs_copy_to(attrs, MLX5_IB_ATTR_VAR_OBJ_QUERY_MMAP_OFFSET, + &mmap_offset, sizeof(mmap_offset)); + if (err) + return err; + + err =3D uverbs_copy_to(attrs, MLX5_IB_ATTR_VAR_OBJ_QUERY_PAGE_ID, + &entry->page_idx, sizeof(entry->page_idx)); + if (err) + return err; + + err =3D uverbs_copy_to(attrs, MLX5_IB_ATTR_VAR_OBJ_QUERY_MMAP_LENGTH, + &length, sizeof(length)); + return err; +} + DECLARE_UVERBS_NAMED_METHOD( MLX5_IB_METHOD_VAR_OBJ_ALLOC, UVERBS_ATTR_IDR(MLX5_IB_ATTR_VAR_OBJ_ALLOC_HANDLE, @@ -4289,10 +4317,27 @@ DECLARE_UVERBS_NAMED_METHOD_DESTROY( UVERBS_ACCESS_DESTROY, UA_MANDATORY)); =20 +DECLARE_UVERBS_NAMED_METHOD( + MLX5_IB_METHOD_VAR_OBJ_QUERY, + UVERBS_ATTR_IDR(MLX5_IB_ATTR_VAR_OBJ_QUERY_HANDLE, + MLX5_IB_OBJECT_VAR, + UVERBS_ACCESS_READ, + UA_MANDATORY), + UVERBS_ATTR_PTR_OUT(MLX5_IB_ATTR_VAR_OBJ_QUERY_PAGE_ID, + UVERBS_ATTR_TYPE(u32), + UA_MANDATORY), + UVERBS_ATTR_PTR_OUT(MLX5_IB_ATTR_VAR_OBJ_QUERY_MMAP_LENGTH, + UVERBS_ATTR_TYPE(u32), + UA_MANDATORY), + UVERBS_ATTR_PTR_OUT(MLX5_IB_ATTR_VAR_OBJ_QUERY_MMAP_OFFSET, + UVERBS_ATTR_TYPE(u64), + UA_MANDATORY)); + DECLARE_UVERBS_NAMED_OBJECT(MLX5_IB_OBJECT_VAR, UVERBS_TYPE_ALLOC_IDR(mmap_obj_cleanup), &UVERBS_METHOD(MLX5_IB_METHOD_VAR_OBJ_ALLOC), - &UVERBS_METHOD(MLX5_IB_METHOD_VAR_OBJ_DESTROY)); + &UVERBS_METHOD(MLX5_IB_METHOD_VAR_OBJ_DESTROY), + &UVERBS_METHOD(MLX5_IB_METHOD_VAR_OBJ_QUERY)); =20 static bool var_is_supported(struct ib_device *device) { diff --git a/include/uapi/rdma/mlx5_user_ioctl_cmds.h b/include/uapi/rdma/m= lx5_user_ioctl_cmds.h index 01a2a050e468..7db03b3fdae6 100644 --- a/include/uapi/rdma/mlx5_user_ioctl_cmds.h +++ b/include/uapi/rdma/mlx5_user_ioctl_cmds.h @@ -146,9 +146,17 @@ enum mlx5_ib_var_obj_destroy_attrs { MLX5_IB_ATTR_VAR_OBJ_DESTROY_HANDLE =3D (1U << UVERBS_ID_NS_SHIFT), }; =20 +enum mlx5_ib_var_obj_query_attrs { + MLX5_IB_ATTR_VAR_OBJ_QUERY_HANDLE =3D (1U << UVERBS_ID_NS_SHIFT), + MLX5_IB_ATTR_VAR_OBJ_QUERY_PAGE_ID, + MLX5_IB_ATTR_VAR_OBJ_QUERY_MMAP_OFFSET, + MLX5_IB_ATTR_VAR_OBJ_QUERY_MMAP_LENGTH, +}; + enum mlx5_ib_var_obj_methods { MLX5_IB_METHOD_VAR_OBJ_ALLOC =3D (1U << UVERBS_ID_NS_SHIFT), MLX5_IB_METHOD_VAR_OBJ_DESTROY, + MLX5_IB_METHOD_VAR_OBJ_QUERY, }; =20 enum mlx5_ib_uar_alloc_attrs { --=20 2.53.0