From nobody Fri Apr 3 05:04:01 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 463C237FF78 for ; Tue, 24 Feb 2026 11:43:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771933403; cv=none; b=QWaysrUwMIh2geYKKLqVnoqurD3OFxnn8SxegqCqczbIWC1gcTVDb+xC8/Fqquj5k6CREATu1y8Gz6P7tUc+DcTNgDI7b4KOzsdE0zrTP35VZdAbNRPpQQLeZq85esKwz9Ku12cJulONrJa3SBY/4wZxMKRoJdvuIZdMc/GMuic= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771933403; c=relaxed/simple; bh=IbB4YVar9H2oGQLxxos0jf3KzguWwC3rhVwArf8uo24=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=GfsQI3NTf6Js9u/i1e0StbhPLNDmBapC+odfSuNl193Ny159MHzXnxP/WAamdppwImuxAuuQXzh2M+fkpFuHz2s0K71SkyWK3fcpg0sks9PUvL0XwT7UkUOnSgdvPM4NMpj3QLQbs1+p1hka8t1sUzrQeY26xTc6lZLxsjSzH10= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=EpDE8xtO; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=FUvcs+ms; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="EpDE8xtO"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="FUvcs+ms" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61OAFQ963324711 for ; Tue, 24 Feb 2026 11:43:21 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= /uqWnqV+L1ugfI18TNfBqQtZfh09dKzEi5We4ZfX48k=; b=EpDE8xtOH+I2lTN8 x9FQ5EvyPvcalj97JI3zi9ISBgJomqYo5Ss7Apj7KD0D9QFiqtWkm+jEtMAcAH4C YVcDJhXp6VeVnPCcbGX2ql9cVDm/7uyGYpneZz+cweEhdGMHS94jEdj5Ooapo+lJ Qheu6V/AODEUmS6thFHp3kXwC/FCrON0Gb2Dna4RZ+kCUV+bztH/LlkMuiIO0Vis agg3neXGGbIax7ck35PrnHPianWJ5y3m1DxLfkUZWT3KcJzUzbLvFth/tKLhbfeN b8SvmJfxbYMCC2FvpbNnahJGorSJDwkB5Bjzv6Sn5R75esxiULTPINd/o+K3Morf 5l88xQ== Received: from mail-qk1-f197.google.com (mail-qk1-f197.google.com [209.85.222.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cgn8y41yg-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 24 Feb 2026 11:43:21 +0000 (GMT) Received: by mail-qk1-f197.google.com with SMTP id af79cd13be357-8cb4d191ef1so770345985a.0 for ; Tue, 24 Feb 2026 03:43:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1771933400; x=1772538200; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=/uqWnqV+L1ugfI18TNfBqQtZfh09dKzEi5We4ZfX48k=; b=FUvcs+msNlmKs7JtSiLvnZZoTz6Yu0hdqt1B5kcYYyYx+l+xI1pTikrVIVWpB13U6w qYis/kVcte13dtaqeHK/Hjh4k7biB3F+v8qr/SJ2XRTMLiNDXUYlMeVqNWSp79eMiENI YUAfufSXBVWXBIYPuIZDGZu8BNEkPNZUtUc7cSsVd6RnfngJ1NqBEn+YnGaJ6cFIOE1X Bmv4E++ylyga84b0DXbp5yG4UmNUEMTjj67jxlRogrdOoQ4DxYWR1a96P6Pet6igGgNZ SQi4J7MS6GVArgxCiwcHfGlEY9U7VYlbXaxalC/ksKanC/mUbU+R9b4OjO8wqVHNweXw 0jOQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771933400; x=1772538200; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=/uqWnqV+L1ugfI18TNfBqQtZfh09dKzEi5We4ZfX48k=; b=wWzkpiHcpUUtYEhT0ywcYgzSLC3oPikD25R3FGkW4r1qD/4BMnczCjbRacxG+060sJ srWNYFciyx0PflrvP02275j7127eiXnsg1QIfv+uNiyQZVuJ7UyVvQ8MEvOwvWnklKaR nmOtWZt90fPpDIY8xraLtDsPew60YOW2aiRJTB8u1tDP3Poy6bn1dGSCr3sVz4wGaswN N1y/kE5YlNGl0AIkdH11rtzQAOQOT6lyiq5g3rNaZTDy/4/0h16pquQw+3ZAdmyseZy4 esoPxeoyA2ijPMUuI+/exragEOBsKuV07E66TtW6uSpUcR53DIp49NPQV1xxCKGf9K3t qrEw== X-Forwarded-Encrypted: i=1; AJvYcCV2Vr2cx8PeroMvgulLj+eQsUlvl7o/rP9RjS6GcOhb2dFsCEBnJhMxJNGc2Ij4Rnx7GkKYxkrI+xSZCPo=@vger.kernel.org X-Gm-Message-State: AOJu0Yw5pXpi2r4XouD6NNDU2+iTHqX4gSFTGg1LBnCGHJMBlRqzCycT bPU23vtLnZiNyqU3RcDsU0cHD+B+R8/gHPDDPQm4xIE/MbkhhURqN11T2huKEgrH/26Dpl9o1xE a4kKZuSoA2cRA5MEqVwW5Yp/J88SclnvhZYy/P+EpoqHZW9LDaKNLW2nGwcyRVnZ8bLcwsJ5gqA I= X-Gm-Gg: AZuq6aJnNg0HqFzMkmJhpdaD7kI9b93yh9XTB9d4FXuOcOud6e0L3b611g56b8sOSsn eemvaaV9X3sANhXKeHiT3JUnY+IEX9w97pMbMqs9u3nPlr5xj6tUIKcGS28Ntp8XTDp3kJBVvxI tR0doqa+9hN3WkbGJTTftesP0Ea9uvHWs1eTZHkjWPFYvxNMxr41yMvLQzPlWWxK22KpHsWJb72 wX2SggCugzxzq1Ih/zx2qJxT5SBNnXRYxvT9/k/cC7irJ8T43ZpilzSEglWZpU0y4ZUUXKXKRnU +pw/Z/GQp1FO2pFrTvF5QQxsyrVRMWT0VlzqQykDjKSwSvzBcxgpsUF2uq7bcVbDvGVM+v5QGdG bVkSmQYSgaMVlIq0zA9AeC7GD7auJlQ== X-Received: by 2002:a05:620a:1a0f:b0:8c6:b45b:9e2d with SMTP id af79cd13be357-8cb8c9fc7a1mr1433010685a.26.1771933399801; Tue, 24 Feb 2026 03:43:19 -0800 (PST) X-Received: by 2002:a05:620a:1a0f:b0:8c6:b45b:9e2d with SMTP id af79cd13be357-8cb8c9fc7a1mr1433007285a.26.1771933399193; Tue, 24 Feb 2026 03:43:19 -0800 (PST) Received: from hackbox.lan ([86.121.162.109]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-483b8915825sm32143335e9.8.2026.02.24.03.43.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 24 Feb 2026 03:43:18 -0800 (PST) From: Abel Vesa Date: Tue, 24 Feb 2026 13:43:06 +0200 Subject: [PATCH v4 1/2] dt-bindings: interconnect: document the RPMh Network-On-Chip interconnect in Eliza SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260224-eliza-interconnect-v4-1-ad75855d5018@oss.qualcomm.com> References: <20260224-eliza-interconnect-v4-0-ad75855d5018@oss.qualcomm.com> In-Reply-To: <20260224-eliza-interconnect-v4-0-ad75855d5018@oss.qualcomm.com> To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Odelu Kukatla Cc: linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Krzysztof Kozlowski X-Mailer: b4 0.15-dev-47773 X-Developer-Signature: v=1; a=openpgp-sha256; l=8711; i=abel.vesa@oss.qualcomm.com; h=from:subject:message-id; bh=yWz+Ia3BSdn9iw2ojbmE+Q1qWZoZAJaG3IqsE3n4Xhg=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBpnY7QdR2reccwb1xfAerdkaW3UfNY0mn8k4PVz L1Dw7csqQeJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaZ2O0AAKCRAbX0TJAJUV VgTED/9L+QVSqI+5/bk1ALHN8iKjUmVebdpa5KiW4nbpCeSJb+IxQkjm55PvJ6sOsUL71xzBuHL yEW/Ov0HRjlXVJ7ZNow3dIX+dfFv1TWXzdFBPosnEflVsruN/BpFzyDHvHGJ7aMgUSMv98Hv2KB 7LCdztYr6hXwttu3TwFnWFCJ1DjAUlTzgEWQvBOu5siF0HBh0mcON7DxFaNfdhJR/tHa6GeN2zR Bhb0mKFdQtO8utVS0LbDzF2Ob20mRqlpl/+ntnk3hmSV7qeQ/Ie1gbwGI+6oXPhx7edxIMT4Xsg KyTBkMTGmWyy56eOk2qeIPDlTU7DQue84iqIR/GzuVkrkvH4lD69RNzQ40CNHtIKaCmtZSKFwgu /Wz9O9z8QGCfKSk6r7L6kL3i+S472xJV/CPbHlE6wTgrPkwcQtfmbY/UHWo2zXLIBlTdRjxro6d lfoE05yZzRuxRvAnmmey9l0vD7OpJ6Q82rVI7BkyS3o6z26GafiATCyewV6faTG0A8cAxQAMIY1 wnYEP/khWEqrSqpnZt6bzZAbLCudzoaVpMFnBsk9Bl0AXyyibv2OS2L8PPjWrcAE6Mfh7rXkawM LIiGzlxUdVFTBf6F7+9N2iycrQx4Vf4U1paiwdpaCx4AafymVN6xDiLCyPCosswPHEto/W1Zyda Ch/+hTa8v68jTmw== X-Developer-Key: i=abel.vesa@oss.qualcomm.com; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjI0MDA5MyBTYWx0ZWRfXymBVamwPFtOi XFDAiUyTM+ZFUXST4oFHWb/Zq5IfyW/0gWtG3eCHdoE6BdV43MsT6JYCq5b/OOX6PazgPTzQhet c8CXPWLByYt0MKB+1t/5ft+j3VwGoTaj7+/0+0CkcovWGY9E0WSHMM41YG0qHa2wRzYoVncMDan 5hm5FKl9jDIyc73emibeDnIk+s0xWUHI8t73BZGSFxRbiCN1sWJoUdcr/xt4osqjnYvdRpV+9o2 NkrAIoZaKb0dd+SBmlyYnEzcQwY9BW4q78MUVkFhcya/CX/dYwhy++4qqUKpzda8ZTVpOGaOHjE EZ+DXFOD0Dkmm7h4iGGk4mnp4dn7hMbfqb7scRIpXfWlIldER9G4Thwuc2b3P0wkfZn6asf7wO+ BYdQq6qjUnX+Cw1iaFPx3cX/S58hnWhJ/u94189bNtfnl6e8Jp8sVFNh4yw9KPde/zvKCzJhTl+ /dnxGFbB/SJxEdcVl8Q== X-Authority-Analysis: v=2.4 cv=edYwvrEH c=1 sm=1 tr=0 ts=699d8ed9 cx=c_pps a=50t2pK5VMbmlHzFWWp8p/g==:117 a=oauzzCmhM186DRC0Y2yWPg==:17 a=IkcTkHD0fZMA:10 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=Iq7QPC57mEAaqCDayAAA:9 a=QEXdDO2ut3YA:10 a=IoWCM6iH3mJn3m4BftBB:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-GUID: 9TBK8IbqJ8v3V7mnfTkSQTXc94JKIW46 X-Proofpoint-ORIG-GUID: 9TBK8IbqJ8v3V7mnfTkSQTXc94JKIW46 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-24_01,2026-02-23_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 malwarescore=0 phishscore=0 clxscore=1015 priorityscore=1501 spamscore=0 impostorscore=0 bulkscore=0 suspectscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2602240093 From: Odelu Kukatla Document the RPMh Network-On-Chip Interconnect of the Eliza platform. Signed-off-by: Odelu Kukatla Reviewed-by: Krzysztof Kozlowski Signed-off-by: Abel Vesa --- .../bindings/interconnect/qcom,eliza-rpmh.yaml | 142 +++++++++++++++++= ++++ include/dt-bindings/interconnect/qcom,eliza-rpmh.h | 136 +++++++++++++++++= +++ 2 files changed, 278 insertions(+) diff --git a/Documentation/devicetree/bindings/interconnect/qcom,eliza-rpmh= .yaml b/Documentation/devicetree/bindings/interconnect/qcom,eliza-rpmh.yaml new file mode 100644 index 000000000000..9a926a97e7bf --- /dev/null +++ b/Documentation/devicetree/bindings/interconnect/qcom,eliza-rpmh.yaml @@ -0,0 +1,142 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interconnect/qcom,eliza-rpmh.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm RPMh Network-On-Chip Interconnect on Eliza SoC + +maintainers: + - Odelu Kukatla + +description: | + RPMh interconnect providers support system bandwidth requirements through + RPMh hardware accelerators known as Bus Clock Manager (BCM). The provide= r is + able to communicate with the BCM through the Resource State Coordinator = (RSC) + associated with each execution environment. Provider nodes must point to= at + least one RPMh device child node pertaining to their RSC and each provid= er + can map to multiple RPMh resources. + + See also: include/dt-bindings/interconnect/qcom,eliza-rpmh.h + +properties: + compatible: + enum: + - qcom,eliza-aggre1-noc + - qcom,eliza-aggre2-noc + - qcom,eliza-clk-virt + - qcom,eliza-cnoc-cfg + - qcom,eliza-cnoc-main + - qcom,eliza-gem-noc + - qcom,eliza-lpass-ag-noc + - qcom,eliza-lpass-lpiaon-noc + - qcom,eliza-lpass-lpicx-noc + - qcom,eliza-mc-virt + - qcom,eliza-mmss-noc + - qcom,eliza-nsp-noc + - qcom,eliza-pcie-anoc + - qcom,eliza-system-noc + + reg: + maxItems: 1 + + clocks: + minItems: 1 + maxItems: 2 + +required: + - compatible + +allOf: + - $ref: qcom,rpmh-common.yaml# + - if: + properties: + compatible: + contains: + enum: + - qcom,eliza-clk-virt + - qcom,eliza-mc-virt + then: + properties: + reg: false + else: + required: + - reg + + - if: + properties: + compatible: + contains: + enum: + - qcom,eliza-aggre1-noc + then: + properties: + clocks: + items: + - description: aggre UFS PHY AXI clock + - description: aggre USB3 PRIM AXI clock + + - if: + properties: + compatible: + contains: + enum: + - qcom,eliza-aggre2-noc + then: + properties: + clocks: + items: + - description: RPMH CC IPA clock + + - if: + properties: + compatible: + contains: + enum: + - qcom,eliza-pcie-anoc + then: + properties: + clocks: + items: + - description: aggre-NOC PCIe AXI clock + - description: cfg-NOC PCIe a-NOC AHB clock + + - if: + properties: + compatible: + contains: + enum: + - qcom,eliza-aggre1-noc + - qcom,eliza-aggre2-noc + - qcom,eliza-pcie-anoc + then: + required: + - clocks + else: + properties: + clocks: false + +unevaluatedProperties: false + +examples: + - | + gem_noc: interconnect@24100000 { + compatible =3D "qcom,eliza-gem-noc"; + reg =3D <0x24100000 0x163080>; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + mc_virt: interconnect-2 { + compatible =3D "qcom,eliza-mc-virt"; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + aggre1_noc: interconnect@16e0000 { + compatible =3D "qcom,eliza-aggre1-noc"; + reg =3D <0x16e0000 0x16400>; + #interconnect-cells =3D <2>; + clocks =3D <&gcc_phy_axi_clk>, <&gcc_prim_axi_clk>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; diff --git a/include/dt-bindings/interconnect/qcom,eliza-rpmh.h b/include/d= t-bindings/interconnect/qcom,eliza-rpmh.h new file mode 100644 index 000000000000..95db2fe647de --- /dev/null +++ b/include/dt-bindings/interconnect/qcom,eliza-rpmh.h @@ -0,0 +1,136 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_ELIZA_H +#define __DT_BINDINGS_INTERCONNECT_QCOM_ELIZA_H + +#define MASTER_QSPI_0 0 +#define MASTER_QUP_1 1 +#define MASTER_UFS_MEM 2 +#define MASTER_USB3_0 3 +#define SLAVE_A1NOC_SNOC 4 + +#define MASTER_QUP_2 0 +#define MASTER_CRYPTO 1 +#define MASTER_IPA 2 +#define MASTER_SOCCP_AGGR_NOC 3 +#define MASTER_QDSS_ETR 4 +#define MASTER_QDSS_ETR_1 5 +#define MASTER_SDCC_1 6 +#define MASTER_SDCC_2 7 +#define SLAVE_A2NOC_SNOC 8 + +#define MASTER_QUP_CORE_1 0 +#define MASTER_QUP_CORE_2 1 +#define SLAVE_QUP_CORE_1 2 +#define SLAVE_QUP_CORE_2 3 + +#define MASTER_CNOC_CFG 0 +#define SLAVE_AHB2PHY_SOUTH 1 +#define SLAVE_AHB2PHY_NORTH 2 +#define SLAVE_CAMERA_CFG 3 +#define SLAVE_CLK_CTL 4 +#define SLAVE_CRYPTO_0_CFG 5 +#define SLAVE_DISPLAY_CFG 6 +#define SLAVE_GFX3D_CFG 7 +#define SLAVE_I3C_IBI0_CFG 8 +#define SLAVE_I3C_IBI1_CFG 9 +#define SLAVE_IMEM_CFG 10 +#define SLAVE_CNOC_MSS 11 +#define SLAVE_PCIE_0_CFG 12 +#define SLAVE_PRNG 13 +#define SLAVE_QDSS_CFG 14 +#define SLAVE_QSPI_0 15 +#define SLAVE_QUP_1 16 +#define SLAVE_QUP_2 17 +#define SLAVE_SDCC_2 18 +#define SLAVE_TCSR 19 +#define SLAVE_TLMM 20 +#define SLAVE_UFS_MEM_CFG 21 +#define SLAVE_USB3_0 22 +#define SLAVE_VENUS_CFG 23 +#define SLAVE_VSENSE_CTRL_CFG 24 +#define SLAVE_CNOC_MNOC_HF_CFG 25 +#define SLAVE_CNOC_MNOC_SF_CFG 26 +#define SLAVE_PCIE_ANOC_CFG 27 +#define SLAVE_QDSS_STM 28 +#define SLAVE_TCU 29 + +#define MASTER_GEM_NOC_CNOC 0 +#define MASTER_GEM_NOC_PCIE_SNOC 1 +#define SLAVE_AOSS 2 +#define SLAVE_IPA_CFG 3 +#define SLAVE_IPC_ROUTER_CFG 4 +#define SLAVE_SOCCP 5 +#define SLAVE_TME_CFG 6 +#define SLAVE_APPSS 7 +#define SLAVE_CNOC_CFG 8 +#define SLAVE_DDRSS_CFG 9 +#define SLAVE_BOOT_IMEM 10 +#define SLAVE_IMEM 11 +#define SLAVE_BOOT_IMEM_2 12 +#define SLAVE_SERVICE_CNOC 13 +#define SLAVE_PCIE_0 14 +#define SLAVE_PCIE_1 15 + +#define MASTER_GPU_TCU 0 +#define MASTER_SYS_TCU 1 +#define MASTER_APPSS_PROC 2 +#define MASTER_GFX3D 3 +#define MASTER_LPASS_GEM_NOC 4 +#define MASTER_MSS_PROC 5 +#define MASTER_MNOC_HF_MEM_NOC 6 +#define MASTER_MNOC_SF_MEM_NOC 7 +#define MASTER_COMPUTE_NOC 8 +#define MASTER_ANOC_PCIE_GEM_NOC 9 +#define MASTER_SNOC_SF_MEM_NOC 10 +#define MASTER_WLAN_Q6 11 +#define MASTER_GIC 12 +#define SLAVE_GEM_NOC_CNOC 13 +#define SLAVE_LLCC 14 +#define SLAVE_MEM_NOC_PCIE_SNOC 15 + +#define MASTER_LPIAON_NOC 0 +#define SLAVE_LPASS_GEM_NOC 1 + +#define MASTER_LPASS_LPINOC 0 +#define SLAVE_LPIAON_NOC_LPASS_AG_NOC 1 + +#define MASTER_LPASS_PROC 0 +#define SLAVE_LPICX_NOC_LPIAON_NOC 1 + +#define MASTER_LLCC 0 +#define SLAVE_EBI1 1 + +#define MASTER_CAMNOC_NRT_ICP_SF 0 +#define MASTER_CAMNOC_RT_CDM_SF 1 +#define MASTER_CAMNOC_SF 2 +#define MASTER_VIDEO_MVP 3 +#define MASTER_VIDEO_V_PROC 4 +#define MASTER_CNOC_MNOC_SF_CFG 5 +#define MASTER_CAMNOC_HF 6 +#define MASTER_MDP 7 +#define MASTER_CNOC_MNOC_HF_CFG 8 +#define SLAVE_MNOC_SF_MEM_NOC 9 +#define SLAVE_SERVICE_MNOC_SF 10 +#define SLAVE_MNOC_HF_MEM_NOC 11 +#define SLAVE_SERVICE_MNOC_HF 12 + +#define MASTER_CDSP_PROC 0 +#define SLAVE_CDSP_MEM_NOC 1 + +#define MASTER_PCIE_ANOC_CFG 0 +#define MASTER_PCIE_0 1 +#define MASTER_PCIE_1 2 +#define SLAVE_ANOC_PCIE_GEM_NOC 3 +#define SLAVE_SERVICE_PCIE_ANOC 4 + +#define MASTER_A1NOC_SNOC 0 +#define MASTER_A2NOC_SNOC 1 +#define MASTER_CNOC_SNOC 2 +#define MASTER_NSINOC_SNOC 3 +#define SLAVE_SNOC_GEM_NOC_SF 4 + +#endif --=20 2.48.1