From nobody Fri Apr 17 06:15:59 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 84F8435A927; Mon, 23 Feb 2026 10:06:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771841179; cv=none; b=TmwhaEgMoaAr8BWEqqDdDqbNE1nicRgdYeJdt7RFcoJc9Z0xfj2fqA6978xcroNfTKD8HdYT9EGQMvufiCL4wATfErlfYcQwmJ44QxJ9wR50FKHO+xFbuIyZiDcsY0Ch2KKNY4XEbdtDmW4jxRneU3NRqIuqWdP8JcI7HwdYs14= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771841179; c=relaxed/simple; bh=v8mX3EIsPkzxfDV1LxDI/7roAGAs2Fjl50ESAcAUtxA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=AcnnxIi2tjAMGDL6zYe9n2EpK1OaN2Dr8WTK3tULkltvZhiqOKE6PcHlCOk8qOT/Y5U2t47ECgePZGF5L72W23rOeyUT31oG1zGS1v2BRfQTNzS6KpGsrHBZHKwPj9fpga/EHTcSUzbcBSPorpfE+UlURLEpJS+WwZ4ktmPhmhA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=F7LTmlKN; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="F7LTmlKN" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61MNUZ1E2013890; Mon, 23 Feb 2026 10:06:16 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= KxD5sy1vuNzVRWWZn4Hhq9EY3cpuxaxNEb4RwknaWgs=; b=F7LTmlKNgER3MVtn JkvhgtwPYdTPPuY3TUglWlSyhZChhQp0z4Gsa8OMK32ETfLbDsoW2Ow1lBAjWaeh DvovfwnMbo4IC/77MH2CN49zeKXTWFUFim7mb7+7mf7NQQsM9GjQUdnSVTf/jDcP 4jNI29YNqjnRjKfgnsTV1ta3ZZy360pOO4zuIdWkEYBgu91LkU2kmDFbQnvwBFlL Y2McsVetMEUEO3RVB4XKMz7if409vUF1+vEkQ8+W5UcWfz2Vzc8izFcc4pFpuyDC IgMQiNcEr5Ug3RJzxTJUhNXrqV7df1QGU2oWnm7A9geL5yEQIUjTcYyNiWYjzF0j dIVNuA== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cf5wbca4t-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Feb 2026 10:06:15 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 61NA6FTH025559 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Feb 2026 10:06:15 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 23 Feb 2026 02:06:12 -0800 From: Md Sadre Alam To: , , , , , , , CC: Subject: [PATCH v5 1/6] arm64: dts: qcom: ipq5424: Add QPIC SPI NAND controller support Date: Mon, 23 Feb 2026 15:35:47 +0530 Message-ID: <20260223100552.1050303-2-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260223100552.1050303-1-quic_mdalam@quicinc.com> References: <20260223100552.1050303-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: fzbp0hJj-8U7WWNDy-Rctb41Pqf9ahzJ X-Authority-Analysis: v=2.4 cv=UZlciaSN c=1 sm=1 tr=0 ts=699c2697 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=XeRMpaAEaMlpgmDeE2wA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: fzbp0hJj-8U7WWNDy-Rctb41Pqf9ahzJ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjIzMDA4NiBTYWx0ZWRfX8ieGNQUwh6dF 5cv4Wp4AtRdd8Kdgi8jQ9foxoofYxcLrEF/2ENIZKsnj/t9PpZnb2C/ZketWJb+AuVL03HN/zxw eTuE/ffHa9ewQB43ySyjZSTVCW6XeXONbJ19tOwh7sxu1xUlfwmQxRtqi7HAeq1tKCHDMTUEVuz OBhoj2ncFkaRl+sj7QdwV/LWY/9YECtg7LYRonS7eHFQHIEw1U3ioJ1AIhZaQTXqcljrnBN3uHz y43zefumQwFXiXX7g/uz5xXHdLHzQdmwjZHoGZdc4+eJ7FR/3ZqPHUieCfoJflJ/jPimMXC4VAv x6akhkuTL+OoFQvpnvn0qwnmDQAdm2p+8xsrYGGDctKhySueBdja83nFJXc+YuZkv6sm5iMelKb AZndCvvbjt/XPMo4EBEJfTIHLYU6zbw1VSbs9zA/hRWBZGlhBm/sdBBMpMYxiTbKuRDBcsb6njX JsPE7YIzbl5QgH4v2vg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-23_02,2026-02-20_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 suspectscore=0 phishscore=0 spamscore=0 malwarescore=0 bulkscore=0 impostorscore=0 lowpriorityscore=0 clxscore=1015 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2602230086 Content-Type: text/plain; charset="utf-8" Add device tree nodes for QPIC SPI NAND flash controller support on IPQ5424 SoC. The IPQ5424 SoC includes a QPIC controller that supports SPI NAND flash devices with hardware ECC capabilities and DMA support through BAM (Bus Access Manager). Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v5] * No change Change in [v4] * No change Change in [v3] * Reformatted clocks, clock-names, dmas, and dma-names properties to one entry per line Change in [v2] * No change Change in [v1] * Added qpic_bam node to describe BAM DMA controller * Added spi nand support for IPQ5424 arch/arm64/boot/dts/qcom/ipq5424.dtsi | 33 +++++++++++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5424.dtsi b/arch/arm64/boot/dts/qc= om/ipq5424.dtsi index eb393f3fd728..f20cda429094 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5424.dtsi @@ -572,6 +572,39 @@ sdhc: mmc@7804000 { status =3D "disabled"; }; =20 + qpic_bam: dma-controller@7984000 { + compatible =3D "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; + reg =3D <0x0 0x07984000 0x0 0x1c000>; + interrupts =3D ; + clocks =3D <&gcc GCC_QPIC_AHB_CLK>; + clock-names =3D "bam_clk"; + #dma-cells =3D <1>; + qcom,ee =3D <0>; + status =3D "disabled"; + }; + + qpic_nand: spi@79b0000 { + compatible =3D "qcom,ipq5424-snand", "qcom,ipq9574-snand"; + reg =3D <0x0 0x079b0000 0x0 0x10000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&gcc GCC_QPIC_CLK>, + <&gcc GCC_QPIC_AHB_CLK>, + <&gcc GCC_QPIC_IO_MACRO_CLK>; + clock-names =3D "core", + "aon", + "iom"; + + dmas =3D <&qpic_bam 0>, + <&qpic_bam 1>, + <&qpic_bam 2>; + dma-names =3D "tx", + "rx", + "cmd"; + + status =3D "disabled"; + }; + intc: interrupt-controller@f200000 { compatible =3D "arm,gic-v3"; reg =3D <0 0xf200000 0 0x10000>, /* GICD */ --=20 2.34.1 From nobody Fri Apr 17 06:15:59 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 297B9344056; Mon, 23 Feb 2026 10:06:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771841185; cv=none; b=OFENlJy/uDATtWNBAEUkbs+SxlSk/xo2NAShJDqJbTFa/OvxJbuKVdNCfbRkxAOjyLOsd7QEjr4vz35/ampWCbkcTJrEo5M+pUaSCdPr8a3U/kX8A5YLtanBG5eT1KpQLHv32yyqBJA5zhmGUV/PPY9qA092o9uF5Ph/NB3Z2+s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771841185; c=relaxed/simple; bh=IAcmwb0/LusmQjuAOVbM7HcasF7Jtg6hVc365jKtK+M=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=fYaJ0pyfspFb5QI8TGsn4x3Tv+EbNBDzeYeqjMxBHoMt9k7e7KFqM2vP3HzC/C6zwXrH0nJdcTCv1xSy3FUV0QaRHGo8WyUsOmUOAhf0fe+nmmxBWtVh6JnBglw+ymSdWEahBZZn8pDAO4si39rLul7TPAQbD+U6gGTEaAReFYk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=eNPvDs9M; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="eNPvDs9M" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61MMGhLh3532324; Mon, 23 Feb 2026 10:06:19 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= ACm6SneYKNFgLjFFNV9KslOV6WTjnLjpBz1VN2IHEVY=; b=eNPvDs9MXywauBYY m5R+89CvefhLkNBnfP9LiZBkiMVhzOBqDRorAhcBIrd/hTQquKGcgalpnpeIZ5+W xemRZ5P9oKSZoqJ22FATwwpxjJn4oWr7Es39yFa9SS5W1kRdrqWkUa65p5RPatKZ /rgeDs7+OETttG1gfdGvrtKBY1BGdcNX9oS7Jwn/YPgr0Bwu6gCiGDxqIzIfDmzk ddvwAJCpmdN2xx2Giv8UTEQQrSwtA8CBIdlV9+KY4DzHnqJGHHXG5FAxJm7md7iY kvzhn+QciDFUy2UX4W4D5v+mCLPu7mvdUG3ldB7b3dRQELSBA7GtVTCmKyhZCrR6 HwYrmg== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cf5u8m8j7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Feb 2026 10:06:19 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 61NA6IsA029428 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Feb 2026 10:06:18 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 23 Feb 2026 02:06:15 -0800 From: Md Sadre Alam To: , , , , , , , CC: Subject: [PATCH v5 2/6] arm64: dts: qcom: ipq5332: Add QPIC SPI NAND controller support Date: Mon, 23 Feb 2026 15:35:48 +0530 Message-ID: <20260223100552.1050303-3-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260223100552.1050303-1-quic_mdalam@quicinc.com> References: <20260223100552.1050303-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: bYOZq1QaoZZB3ZmMGeod9BgNeOkfE8EU X-Authority-Analysis: v=2.4 cv=cJftc1eN c=1 sm=1 tr=0 ts=699c269b cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=GMCKaWqv3SNeHD9qFv0A:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: bYOZq1QaoZZB3ZmMGeod9BgNeOkfE8EU X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjIzMDA4NiBTYWx0ZWRfXxXlDTCtJ1V3I J/Ai7Fb71tuJ0eAOfA55O9dUJ7R5dmL/chsTbLeHgJF7oqu4IaXN0sKA1qLqnBqZrJQEWPXIU28 7Nq2kaS+WnrCkC9GJk2dxzybvdSi9TG/8x9ZYtjopqFX/BS9WU8nYXanKuflTUy9hZekjNoh7ks yutdeqiZpVo4DZF+QdpCXlIq4Zy9ztpwy/B11ZQ4LYJQaDmSlm77uE3GDS2yiLtpU5HKUbbu0Vz GaogQVzVnDjuK74kC3aFAXfGOwhwGRxHZW3ilX0ITyX7lCZdtAqY5KRGVbievLEZ4i9wt73o5GJ aex0Mcjiabfu8jlZmAQ6h3uTnktVmtkXDNFnlCi3n9OjW98vgvYP64LbOQRai1sA0cUxPZ2O+KW hS48m9j8fxgQFStyRh78Fv9KzAVMCAOKJX3nHdnrQDcJJjAq15VBrE3vP9jyEFaeJbGRUbHHYgZ fo6O1S/bleBqTG42hDg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-23_02,2026-02-20_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 spamscore=0 clxscore=1015 malwarescore=0 suspectscore=0 priorityscore=1501 lowpriorityscore=0 phishscore=0 impostorscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2602230086 Content-Type: text/plain; charset="utf-8" Add device tree nodes for QPIC SPI NAND flash controller support on IPQ5332 SoC. The IPQ5332 SoC includes a QPIC controller that supports SPI NAND flash devices with hardware ECC capabilities and DMA support through BAM (Bus Access Manager). Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v5] * No change Change in [v4] * No change Change in [v3] * Reformatted clocks, clock-names, dmas, and dma-names properties to one entry per line Change in [v2] * No change Change in [v1] * Added qpic_bam node to describe BAM DMA controller * Added spi nand support for IPQ5332 arch/arm64/boot/dts/qcom/ipq5332.dtsi | 33 +++++++++++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5332.dtsi b/arch/arm64/boot/dts/qc= om/ipq5332.dtsi index 45fc512a3bab..e227730d99a6 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5332.dtsi @@ -423,6 +423,39 @@ blsp1_spi2: spi@78b7000 { status =3D "disabled"; }; =20 + qpic_bam: dma-controller@7984000 { + compatible =3D "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; + reg =3D <0x07984000 0x1c000>; + interrupts =3D ; + clocks =3D <&gcc GCC_QPIC_AHB_CLK>; + clock-names =3D "bam_clk"; + #dma-cells =3D <1>; + qcom,ee =3D <0>; + status =3D "disabled"; + }; + + qpic_nand: spi@79b0000 { + compatible =3D "qcom,ipq5332-snand", "qcom,ipq9574-snand"; + reg =3D <0x079b0000 0x10000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&gcc GCC_QPIC_CLK>, + <&gcc GCC_QPIC_AHB_CLK>, + <&gcc GCC_QPIC_IO_MACRO_CLK>; + clock-names =3D "core", + "aon", + "iom"; + + dmas =3D <&qpic_bam 0>, + <&qpic_bam 1>, + <&qpic_bam 2>; + dma-names =3D "tx", + "rx", + "cmd"; + + status =3D "disabled"; + }; + usb: usb@8af8800 { compatible =3D "qcom,ipq5332-dwc3", "qcom,dwc3"; reg =3D <0x08af8800 0x400>; --=20 2.34.1 From nobody Fri Apr 17 06:15:59 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6441A3563F3; Mon, 23 Feb 2026 10:06:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771841185; cv=none; b=Y0puBjz8+R+xdf/ODe1/+6RlRA+Tc5g4OeKT/zaJH2WnUBcJzToEf+WuTQKzrnCAT1xn0rKHt/5RZONHH56Cxe08FClWvU7OfoSmNVMMzLzAwZEJuwWqdKlP26xIKY1MU9a/1MJdaOyNIRR9rW1aaRT83O6AixjhzFUbb8CdcJo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771841185; c=relaxed/simple; bh=CCuT/UcRV/zPgGv76WckuNyrj7nV55FV2FIQCZk46F8=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=A0JwJWF3YAu61yolty8QAREQbRb8E/r9F8tjijg40KV8UfHJbb7MYVP60hBcZSar4eiPnxHD0bbO9gMRg7DLNDsEx9/xGJhm54UgIDCtebQ8VjeJRX/3QNKFNRPJTId3ARMxKZL9GG9I9PzKNVLKqFcxvAnzzfsPzxMnMMtZVAs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=V+ADcWka; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="V+ADcWka" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61N9bT1d1262788; Mon, 23 Feb 2026 10:06:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= bNfjR3zw2tYWBTkqPN120z1ncWn7n9aSE+9If1komn8=; b=V+ADcWkasFi+ZEuD QCNgtI0i7pMf0i0xYg3yjz39eMIJrAd3mg0SpWvJsCXFR7TncoKX8wqsMPJbbBQL EG7yCj+SWWbf02R82eUZDmQdGXWD2bZaRUhg/0yRhofV2UOgJdD78k/fDXNCaWud q7pwxjZuiI6SP2SD2fZtnziYYyQmf+wTOjFHuTwrSEx4+x1J50VAVQeCULD62BxB MCCWWfoPolRIbCdjCxYeKhJ++YuZsXHrEg8Wz3ZyQhoJ3khFeya2wUo6G3ie3MYx /yUmpLXKgV2NUa0Fyx3p8cUx4J2gSfwMj+tkHCTNvFWeqPYVnt1EouvX36bSku25 y1pUIQ== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cf603mb2j-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Feb 2026 10:06:22 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 61NA6LfB031311 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Feb 2026 10:06:21 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 23 Feb 2026 02:06:18 -0800 From: Md Sadre Alam To: , , , , , , , CC: Subject: [PATCH v5 3/6] arm64: dts: qcom: ipq5424-rdp466: Enable QPIC SPI NAND support Date: Mon, 23 Feb 2026 15:35:49 +0530 Message-ID: <20260223100552.1050303-4-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260223100552.1050303-1-quic_mdalam@quicinc.com> References: <20260223100552.1050303-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=XbWEDY55 c=1 sm=1 tr=0 ts=699c269e cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=GMCKaWqv3SNeHD9qFv0A:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjIzMDA4NiBTYWx0ZWRfX6X7fWC4a1hjE TA888KeasJGuCzbuqqKf9SqKvhKCjiQYXwmBAMLiEc5gR/LUAOLQuQDPrbJHvr3sR5CpQR1Wmvs VjGrfXJunpr//V0EEWLZlGIZaBfHxQ3DaUCdJlXAqJ1tp9mqqpSNwih+b8yxyQyehPWy7OZPTOe D+MfTEvFI7GHhgm5s+waeuiZS3oPu1bR8oKQbIEknEr70kP3ib8VyDKqMAWHmmhoraEce2mtQBf nVtDQnGbt4Pj/ImYDtJAAXOsaYonKSYEckmvQfwWXDYIGvi78lI+AQR9momKE15PYo7uIoou9OU BBuDpww7mBIenK8ax1lpSg0y7bXddGITfiqckWLT5mFtiHWNxGYMH8BtC7cqf9ANzLRSeHnLwXd QdZgiVu9J1er++YJSnznFxn4xlfLLdPtUrrJEWnwFhLhQpEJbU63cGCdAGyZJZepSLFm386INk5 HRSr4aIpdI/pfle8urg== X-Proofpoint-ORIG-GUID: nQgUIJzgPR5J8Dat0ODpzHR086_CgYOA X-Proofpoint-GUID: nQgUIJzgPR5J8Dat0ODpzHR086_CgYOA X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-23_02,2026-02-20_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 clxscore=1015 impostorscore=0 suspectscore=0 malwarescore=0 phishscore=0 priorityscore=1501 adultscore=0 spamscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2602230086 Content-Type: text/plain; charset="utf-8" Enable QPIC SPI NAND flash controller support on the IPQ5424 RDP466 reference design platform. The RDP466 board features a SPI NAND flash device connected to the QPIC controller for primary storage. This patch enables the QPIC BAM DMA controller and SPI NAND interface of QPIC, and configures the necessary pin control settings for proper operation. Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v5] * No Change Change in [v4] * No Change Change in [v3] * No Change Change in [v2] * Added Reviewed-by tag * Added \n before status in qpic_nand node Change in [v1] * Enable bam and spi nand for ipq5424 arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts | 44 +++++++++++++++++++++ 1 file changed, 44 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts b/arch/arm64/boot/= dts/qcom/ipq5424-rdp466.dts index 738618551203..7c32fb8f9f73 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts +++ b/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts @@ -224,6 +224,29 @@ data-pins { }; }; =20 + qpic_snand_default_state: qpic-snand-default-state { + clock-pins { + pins =3D "gpio5"; + function =3D "qspi_clk"; + drive-strength =3D <8>; + bias-pull-down; + }; + + cs-pins { + pins =3D "gpio4"; + function =3D "qspi_cs"; + drive-strength =3D <8>; + bias-pull-up; + }; + + data-pins { + pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; + function =3D "qspi_data"; + drive-strength =3D <8>; + bias-pull-down; + }; + }; + uart0_pins: uart0-default-state { pins =3D "gpio10", "gpio11", "gpio12", "gpio13"; function =3D "uart0"; @@ -246,6 +269,27 @@ pcie3_default_state: pcie3-default-state { }; }; =20 +&qpic_bam { + status =3D "okay"; +}; + +&qpic_nand { + pinctrl-0 =3D <&qpic_snand_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + flash@0 { + compatible =3D "spi-nand"; + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + nand-ecc-engine =3D <&qpic_nand>; + nand-ecc-strength =3D <4>; + nand-ecc-step-size =3D <512>; + }; +}; + &uart0 { pinctrl-0 =3D <&uart0_pins>; pinctrl-names =3D "default"; --=20 2.34.1 From nobody Fri Apr 17 06:15:59 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B431235A927; Mon, 23 Feb 2026 10:06:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771841189; cv=none; b=jvMhDqhmrfTY0LkdUuYkf/k1mLmMqytdAR13x5/XXyDchRB/+Y/Tp9k9ftTPv566XIJTvDZQuIt4vuYgsWrnT3e2IeRIrOzZSlizWRI//8V+z+TP3kAXqqGiw+zEPuiz3LSDesrsQaMowMEADTgUIShVZFQsxxIHsfTqInET+MM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771841189; c=relaxed/simple; bh=ePvTFVCKow8uxNaQKgJhfl4++79Dglx0xZXocLvOgqo=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=iVE7M9b448kHH2UuE9uovMimfB+0GL5Zd4jZa+osubZBqHrJ9MBWKEBfgz/iFl7aQ0kIjowbz1pRMkGQ7GIgDYDhbSIbXMPoT8du7hIqMxnmfNNpjh6mzqKziT2FWem6oci3flMSZSrol2k5Ylp2S2YFtqZI013lAGNE7f3mCsQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=fni5fg4m; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="fni5fg4m" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61N8xHUX1507390; Mon, 23 Feb 2026 10:06:25 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= wofgPAmO3Bqg9LI34e/QJF5VhkKnSHW/JNFpCxnHiMo=; b=fni5fg4mqWMj77x4 jEjIHrI6eQ7DIWSS4Z8EMXiioelq9lxevgi0n21GCGwijCtn/h6Aa/TtXNkaSNlT RiYyRDJne3H1B8FUeQa84zuiXjamVTgryu5BsRgXxDxb58MowBPRysRYXYciS8mp ZV5aYIF8/8gAQMnWs6ClDLbX8XuWdEaoApZUk/ifTbE9pGETYdsqoxyiOxJRXPyc 6HmX1ZtsEkxPjau/5wSftC8x1Xe9nHEfTZOs2aRDzv/tA0lGDmgEbPvjAMJUSqRc qttdxfeDIo01YGrVq1Rb04rymmPZaKPfCJwXSc5kWAMol0szbBFAWi4tb0wjTL8a MEHGHA== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cf5vum752-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Feb 2026 10:06:25 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 61NA6O3v030120 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Feb 2026 10:06:24 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 23 Feb 2026 02:06:21 -0800 From: Md Sadre Alam To: , , , , , , , CC: Subject: [PATCH v5 4/6] arm64: dts: qcom: pq5332-rdp-common: Enable QPIC SPI NAND support Date: Mon, 23 Feb 2026 15:35:50 +0530 Message-ID: <20260223100552.1050303-5-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260223100552.1050303-1-quic_mdalam@quicinc.com> References: <20260223100552.1050303-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=AL4GpdX7 c=1 sm=1 tr=0 ts=699c26a1 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=ApJ5WhRBqtmdY_byfOgA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: FyQKvxkVQfiVVRi793tmNzs1UCrnQiif X-Proofpoint-ORIG-GUID: FyQKvxkVQfiVVRi793tmNzs1UCrnQiif X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjIzMDA4NiBTYWx0ZWRfXyOXGqTogq4+G 5QV6ef7H5pRJvQcmt+5WGKvEzPY0Um6+BfWbrgRCPO/Sqzh/EwSILD/Lccg8EQuRL+ydPYwjoap eMT+8IFdOQaDltJDbcmRWI78jVhbAxhC9OY95/ktCSUE4B/app37UmniJYs+CgGewLaXxBzQ8Kr OVxhYqBbFrpAehCkFETn64jKGAd0kvG0sGqL4qlzg1/NFOMXn/7pWAv69JBvliqd09zs3VP/U5X sNNjprQgZjrfrq5qXGROi/nK8nmtgM82EJKu7ibbc1X6SZYTtT1O6V8VZXYtbzg8IclLmog2X4N jm2da3t2EzO1iVZ3zmwqyUXlUFjJs5eN1OcB1Fs6b952fRGGaSV8xM1el8TAh99MFb2hAaOqdx2 L3dh3bY++WHx5Pl6WvmxIT178k1anE4NwCt0xzc73F06uzCkQYMgLXwQGiNW+zjLXTjsC+pW7js Yr6lkp9Do4Nm9iYwiQQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-23_02,2026-02-20_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 malwarescore=0 bulkscore=0 impostorscore=0 phishscore=0 clxscore=1015 suspectscore=0 priorityscore=1501 adultscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2602230086 Content-Type: text/plain; charset="utf-8" Enable QPIC SPI NAND flash controller support on the IPQ5332 reference design platform. Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v5] * No change Change in [v4] * No change Change in [v3] * Added Reviewed-by tag Change in [v2] * No change Change in [v1] .../boot/dts/qcom/ipq5332-rdp-common.dtsi | 44 +++++++++++++++++++ 1 file changed, 44 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi b/arch/arm64/= boot/dts/qcom/ipq5332-rdp-common.dtsi index b37ae7749083..8967861be5fd 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi @@ -78,4 +78,48 @@ gpio_leds_default: gpio-leds-default-state { drive-strength =3D <8>; bias-pull-down; }; + + qpic_snand_default_state: qpic-snand-default-state { + clock-pins { + pins =3D "gpio13"; + function =3D "qspi_clk"; + drive-strength =3D <8>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio12"; + function =3D "qspi_cs"; + drive-strength =3D <8>; + bias-disable; + }; + + data-pins { + pins =3D "gpio8", "gpio9", "gpio10", "gpio11"; + function =3D "qspi_data"; + drive-strength =3D <8>; + bias-disable; + }; + }; +}; + +&qpic_bam { + status =3D "okay"; +}; + +&qpic_nand { + pinctrl-0 =3D <&qpic_snand_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + flash@0 { + compatible =3D "spi-nand"; + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + nand-ecc-engine =3D <&qpic_nand>; + nand-ecc-strength =3D <4>; + nand-ecc-step-size =3D <512>; + }; }; --=20 2.34.1 From nobody Fri Apr 17 06:15:59 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 739433563E9; Mon, 23 Feb 2026 10:06:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771841191; cv=none; b=o1qZ3+GrcjY1GlUFeT2CwII5/ZTmqYEdVMAoJMJ8DxZaprKuoP8o7SowN45sBfWkqUKExaL8RYupHYdiT54XSKIZu9zhwI/GMl41j2ylOo8qfsBS1Ys3JzEalRvouvUL7v2G2z/FlC7Lp/mgRwZ9/O8ipnAyXVYkU50n2sXpDh4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771841191; c=relaxed/simple; bh=Zsu+pBE0qiZjcPV76vWnzfK7mgNqNPRSujAL07Y/P/Q=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=UZusEBZ5mv3TlWmdkyIsLNpeGJWNG7FtVzrKn987uQzZrvBOZ8gOWl2CF4stXK68F3hERKAAZGEvb5EGUieLJ8bJlImOcWGVrXk1HouXamINEM6mOO4sIM6QRWRbFlg14+n2aVxN+Z8ehp1m74oGiaqf43N/AA1HALk6wSJ8IvQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=PG0/rU3+; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="PG0/rU3+" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61N9c18N3234263; Mon, 23 Feb 2026 10:06:28 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= y97j1LEt7cFIK/V1b5V1yJ7kkkM5HiZhfV4QiWYZ88Q=; b=PG0/rU3+G4deESDv vj34J46tBTYEqeWHK9WVSadaDS9icGtJ+3ylT7LLmQocupxzpLaaRaPyiWrAwzR2 dUss6gWMKHKycrS5Re2nFX2tMIfJq/obb75mGKVCqXcqEn1OfE0CZpqVnH8pUzhD OFafYtbhQmCczMMTtmeLkdtFE2q9l3MB5VX1Swe2lig2rK7nJayeGFi0gl1toZLL FtLtUmzKsCPjBL/wX9QidGAsx9Dln12q5kgru2BNU8zbHB0eBP2VwRD4esCGH4Xo 7yxd2i+5XGv229tYol1BmmzVt4qscNmPG7muKQERzA1prnUDPb8iRiBNc7erdJco lFpwgw== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cf5wk48x9-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Feb 2026 10:06:28 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 61NA6RKr030146 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Feb 2026 10:06:27 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 23 Feb 2026 02:06:24 -0800 From: Md Sadre Alam To: , , , , , , , CC: Subject: [PATCH v5 5/6] arm64: dts: qcom: ipq5424-rdp466: Remove eMMC support Date: Mon, 23 Feb 2026 15:35:51 +0530 Message-ID: <20260223100552.1050303-6-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260223100552.1050303-1-quic_mdalam@quicinc.com> References: <20260223100552.1050303-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=a6k9NESF c=1 sm=1 tr=0 ts=699c26a4 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=QIVe3DVYhI_-bwApSWIA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjIzMDA4NiBTYWx0ZWRfX3ULVfB/IQyIp f66og/RnOWdh7YSE5H2V4jwnl7SHXW5DEDu1RtaFs+mnQk1QQbnvSVTyK1druai1Jv+UvHcRsnD tvdje11klU3nWbyHFduRp+1JR1HjpzT0dZKy7+brZEqBGCdcJ6jUJWnR8qVv8/BIQII/RiszRDS OETDau+Ov/jj8hLssiQYeKXSBk/4/E6YYDn/N4sxlpUV3xB3Y7LfrgWdqCGpO0DxdegJNJbLRcN ccWk1Bwf2mSt7SFSAW7xtj47Qn5O7cyNjJT/d4AggxgVX16oCxUwjwKnvRQTTZ6ob/pvdZ1FN5l dA3j1BNZUyq5Z2cHYqoehYan4ko5An2hxQcBXBNcQ+nJYjRpUXKVRp68t9f8oblvZF7rRUxf6w0 xH8k4imhFthf3YjRaw57tTVDHnAYajSzV+BadEXc1eCq4mYsxXDuOWOmRQ7we4XHKPl4hP13JLk +gNCpWFNqrKFP0v5qRQ== X-Proofpoint-ORIG-GUID: cuJ7-LbrskqPBCLOgBDHHb8MnOhNueoG X-Proofpoint-GUID: cuJ7-LbrskqPBCLOgBDHHb8MnOhNueoG X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-23_02,2026-02-20_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 suspectscore=0 phishscore=0 impostorscore=0 priorityscore=1501 bulkscore=0 lowpriorityscore=0 adultscore=0 spamscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2602230086 Content-Type: text/plain; charset="utf-8" Remove eMMC support from the IPQ5424 RDP466 board configuration to resolve GPIO pin conflicts with SPI NAND interface. The IPQ5424 RDP466 board is designed with NOR + NAND as the default boot mode configuration. The eMMC controller and SPI NAND controller share the same GPIO pins, creating a hardware conflict: Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v5] * No change Change in [v4] * No change Change in [v3] * Added Reviewed-by tag Change in [v2] * updated board name commit message header Change in [v1] * Removed eMMC node arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts | 30 --------------------- 1 file changed, 30 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts b/arch/arm64/boot/= dts/qcom/ipq5424-rdp466.dts index 7c32fb8f9f73..de71b72ae6dc 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts +++ b/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts @@ -124,13 +124,6 @@ &qusb_phy_1 { status =3D "okay"; }; =20 -&sdhc { - pinctrl-0 =3D <&sdc_default_state>; - pinctrl-names =3D "default"; - - status =3D "okay"; -}; - &sleep_clk { clock-frequency =3D <32000>; }; @@ -201,29 +194,6 @@ mosi-pins { }; }; =20 - sdc_default_state: sdc-default-state { - clk-pins { - pins =3D "gpio5"; - function =3D "sdc_clk"; - drive-strength =3D <8>; - bias-disable; - }; - - cmd-pins { - pins =3D "gpio4"; - function =3D "sdc_cmd"; - drive-strength =3D <8>; - bias-pull-up; - }; - - data-pins { - pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; - function =3D "sdc_data"; - drive-strength =3D <8>; - bias-pull-up; - }; - }; - qpic_snand_default_state: qpic-snand-default-state { clock-pins { pins =3D "gpio5"; --=20 2.34.1 From nobody Fri Apr 17 06:15:59 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DBAAE35D604; Mon, 23 Feb 2026 10:06:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771841195; cv=none; b=ibUTcfI14Hc9a9feacgDOCywHF8U0QFFGLOSzTC036xMXnP2uJHMwfzHRh2hctq1UdoJjzaWfsdRKk028+fm0hlM5FCFlCA9IiViF4HTIlqgCeBXHd1uFtVxJiAEKCrntbLjzFuSwSSckLjiz54PdR1nzcPRYbnx4i0CM5faM+8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771841195; c=relaxed/simple; bh=46zP8/3uEhKDHAy2w48I/5c52vWncvOYIr9i+27DwMQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=SD9wAuw5fiNtRiK8c1+3g7eZSbmfKm7qZe0bgC0fZrjdaujg60GbqPVoDe6mNE/8Y1J2OUpYcslAWd/MV2MtaJAvXtAA+c+RHHj7sZixJ2N5OfFnqGepAz4VXcmfyTYqFc4XCsB9tWYbwwxcVFwjbqnuIkTfjqCY0MRJNX3vA98= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=VcCTdIKJ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="VcCTdIKJ" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61N98Gpl2146284; Mon, 23 Feb 2026 10:06:31 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= HWdwbEI9gST7ypPT44xlET97rSwA/nShW0m0ohLfjP0=; b=VcCTdIKJM3jUvWlW MIHmIEIM6uFJVbqbycvQgyX7hNYFh8HQ1AHp2mxguM8SnaBWYjGhfY/2WzjqU3+U LQ6moX4LfA6ErnHNJnKriJIJse44+CNoqKNKk7VR1UqRFdfZmPmrBroIqU6UxU/Y /Zr93J85WG4IqyaL5ECwy1UUmZQhO/orMgm/2ctZki/jSkxR5X5jLS36YM0FTFX2 KTqjHP2a6uGtznLBNJ173DH5VDp5hy98AExB0WMsSEzckdWUd7oVmCrSg5vaMFQN v87sxibVsFZdawK+GKdtE8dHJGU9Amt90SKGYA4PIKSWxdlNLKjkt7XESX3lhAY8 E+rDNA== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cf5wyv9us-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Feb 2026 10:06:31 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 61NA6Uue027248 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Feb 2026 10:06:30 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 23 Feb 2026 02:06:27 -0800 From: Md Sadre Alam To: , , , , , , , CC: Subject: [PATCH v5 6/6] arm64: dts: qcom: ipq5332-rdp442: Remove eMMC support Date: Mon, 23 Feb 2026 15:35:52 +0530 Message-ID: <20260223100552.1050303-7-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260223100552.1050303-1-quic_mdalam@quicinc.com> References: <20260223100552.1050303-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjIzMDA4NiBTYWx0ZWRfX44vbbYaHYIm0 v36D0eVZOUgpB8PcqGiqsWp+I+pU9oyDrkKvwAg5RZOiJPIezYlbTI4FMG5QW6X+MlAGBNWHcZZ /lqKIkOczRvdqJGSJ3YBsxg+63VgfsUxn8Ccj2alRp9kcMM5tWTS33GxkOwQq4HKE1cg51LDM86 eQJ1RWVkkreVFOczBZrYhnLUDqTd2UVu7dG6M9Knc0yh/TA2q7hk/u0pgS8mRPFAwcwh608CFs5 CyIvtMPksY5hUeLdBE7dUb/8N/es80RqccrGF8pJ7SBS9nvr1uKrckFWhw/A3J5KfkraBrlQIme N/4sEe6cJLPmeJLn5idH7XhgOSF10oFBMBE8MzYVl+r4c2+fCTIt/C3U1ri+0JMjFuR0zMO0o6e 3M9oUueZEy8i0WzhPLaMh4deaD1Du44e4IVfojWvq0XCqliwkIJ84WS6LS5YZryQTJGV/tl+H9T 0CHenGNBuvR2VOZzbAw== X-Authority-Analysis: v=2.4 cv=UO/Q3Sfy c=1 sm=1 tr=0 ts=699c26a7 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=fuWxvNZPvO_ztXA3lyEA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: mTyMAJDmtS25_IyZsfgM6L2KYUefPUie X-Proofpoint-ORIG-GUID: mTyMAJDmtS25_IyZsfgM6L2KYUefPUie X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-23_02,2026-02-20_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 lowpriorityscore=0 adultscore=0 impostorscore=0 malwarescore=0 priorityscore=1501 bulkscore=0 phishscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2602230086 Content-Type: text/plain; charset="utf-8" Remove eMMC support from the IPQ5332 RDP442 board configuration to align with the board's default NOR+NAND boot mode design. The IPQ5332 RDP442 board is designed with NOR+NAND as the default boot mode configuration. The eMMC and SPI NAND interface share same GPIO Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v5] * No change Change in [v4] * No change Change in [v3] * Added Reviewed-by tag Change in [v2] * updated board name commit message header Change in [v1] * Removed eMMC node arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts | 34 --------------------- 1 file changed, 34 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts b/arch/arm64/boot/= dts/qcom/ipq5332-rdp442.dts index ed8a54eb95c0..6e2abde9ed89 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts +++ b/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts @@ -35,17 +35,6 @@ flash@0 { }; }; =20 -&sdhc { - bus-width =3D <4>; - max-frequency =3D <192000000>; - mmc-ddr-1_8v; - mmc-hs200-1_8v; - non-removable; - pinctrl-0 =3D <&sdc_default_state>; - pinctrl-names =3D "default"; - status =3D "okay"; -}; - &tlmm { i2c_1_pins: i2c-1-state { pins =3D "gpio29", "gpio30"; @@ -54,29 +43,6 @@ i2c_1_pins: i2c-1-state { bias-pull-up; }; =20 - sdc_default_state: sdc-default-state { - clk-pins { - pins =3D "gpio13"; - function =3D "sdc_clk"; - drive-strength =3D <8>; - bias-disable; - }; - - cmd-pins { - pins =3D "gpio12"; - function =3D "sdc_cmd"; - drive-strength =3D <8>; - bias-pull-up; - }; - - data-pins { - pins =3D "gpio8", "gpio9", "gpio10", "gpio11"; - function =3D "sdc_data"; - drive-strength =3D <8>; - bias-pull-up; - }; - }; - spi_0_data_clk_pins: spi-0-data-clk-state { pins =3D "gpio14", "gpio15", "gpio16"; function =3D "blsp0_spi"; --=20 2.34.1