From nobody Thu Apr 2 06:27:21 2026 Received: from mail-lf1-f54.google.com (mail-lf1-f54.google.com [209.85.167.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 13B0534887C for ; Mon, 23 Feb 2026 06:39:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771828755; cv=none; b=J034yp26SkA6lEvzzYzLRdEtDHTllHxZoseJmLkHwm2oCEYvSyYxZDs2sICCLsLEN6OCayuDQrxiksIBmcm7n9uM9OKcGsD/ToICEA67ay7Ys6vtulH5RPTqKVFMwmc58ryi58ZdqKsABfcfERlDnXpXEJyux+deL9OSq5SEgOI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771828755; c=relaxed/simple; bh=zo3qgbBbFWF30eK7I25eO1l+g4Zmu3OeutXGZXBp6hE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=dgkupCpk4EF/Yj6K+l9cnQNxaw8SFKNLtKpaazw1/op9uldBQ3wTRfhorRWVXTViPTRHqOkAExzsyTSikka92z7pAcw3VeLVqMnqvPyAYQcHGbG2t74MZbDq9FbZUVKqmKyQhnRo+kxA/xbs/hZe+1goGXN+58at289gEzS+7Nc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=GBJOJ18f; arc=none smtp.client-ip=209.85.167.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="GBJOJ18f" Received: by mail-lf1-f54.google.com with SMTP id 2adb3069b0e04-59e6b736b84so3751760e87.1 for ; Sun, 22 Feb 2026 22:39:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1771828752; x=1772433552; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=0Jf5C8PE1lxuMTJXxYUiUAeT9CSKhU2v7EHDew7zpbQ=; b=GBJOJ18fKKAkPv7cNn8ZnxPOKzRj08N4uKxLvBypH4HNlZuL2ViiPSgHeDexJ+s7Lv hx48/d/dRVecvesisduNpmZidU022G0H60c294U+CQrpQkpsa5+F3F4micwZRTYQm8Gg 3kvYRCPSGNMuLz3MHWy6XFzC8yxHZTbgtjvD7mhE7BaqWf3QkUyYniPtbepL2do6dyYO GKI0Pmoo2dEEx3u9krc70QItEf5Kbot0mphle8NV175PG7erTuiCkGl5wDN0Mep1Va2c 8wVA9IwmoORYebigIHUmI513AAGZfbSjobheOlHyO3b2REwvLKYTiNHNzAtDDYXFRT0G lJLA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771828752; x=1772433552; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=0Jf5C8PE1lxuMTJXxYUiUAeT9CSKhU2v7EHDew7zpbQ=; b=mVPeh6LSmLaT5EUpr3952UmhqjWfRru9Ossl9xU9WrOG4tFLZ0aKNNSOnjCNlsM4dH DfoqlEfdqZ2P3V/tu/cCWKlY536Gdp0chlbtEAMGJZ0LL3JyAFe6GzPqNmuyZSq7ilLY tkAX5BQ10B+FWnPmzl7LYOQ1Bf5ymFlFKOEYiI62SCcKleQUACiPYxSczp36xFxY7D6e hf3+aN6Co8nT/7vVgCz3n9NMCwu78+EkBIvxHrhikE3Fwh3Rl3gSxjvt9syMZc9+6myg wIRqmEhpiZD4jao8NOiJzib7X3CMXNMC08jVMNNR7cfMJ/5559IZFGdrmJK3DFwbrqkV Y/RQ== X-Forwarded-Encrypted: i=1; AJvYcCXj3jMB/sThRPE0cDp2yDpvARobDYwWooqRbeHdSNykhUCB4L0VFe4SjcC5drA9EyCrmx0ee2d6xM1UCxk=@vger.kernel.org X-Gm-Message-State: AOJu0Yy/GwOhOkZ5h1shfUus2E6cxN0L6OvOwhlcV7HLyJJoa6z+T8Hy LqVaUeB+ikW3jQ1FpaV1Oq003YVXixzipUUwCVLSQdo6IkF32Hsk935f X-Gm-Gg: AZuq6aKz3i6KN3TKhryaIr/dNHg7jJWCqBz3Gytha8XwEjt7l6pL3kDdpe1eN/j8chO 4aGahIYItowC9uDdZ8ZhWSu6PDgFZn/9X9Klkel2d88wklNdG66sik6CvCBzgONGtHEIpGOQbq9 PE/CZ8pyswQDiIeZ+nCyTOnevV8W7w0d09AYM3o5pw5Rlod5pASboLLa4jYLZoJI5hwGwQ36V4d 3PtkJ1ZzJtIhw/OuGuPbkWnZjsN6Cc+91W6KeDqbHLe+p5ucrYvoj8u9dGdZ0MoPfnatFMn7h+R gKG4OWdjkzDoFmJi+fkliecgmNhBdczNtIBwngMSod8aoNZKnG09ou9nLYVKK5ljujq2gJxb4St oNUZ9fPIJsmQBzO1qm42FIpv2G2YETHphwheiMlKiZT90SLha0BkVZaVzVA69rQ0oYnlirHeqHV k+IkB4qgnGo9kYuhFTL3xMH7k= X-Received: by 2002:a05:6512:b8e:b0:59e:4eb2:2b81 with SMTP id 2adb3069b0e04-5a0ed883b90mr2170214e87.11.1771828752213; Sun, 22 Feb 2026 22:39:12 -0800 (PST) Received: from xeon ([188.163.112.76]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-5a0eeb13abbsm1369626e87.23.2026.02.22.22.39.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Feb 2026 22:39:11 -0800 (PST) From: Svyatoslav Ryhel To: Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lee Jones , Pavel Machek , Liam Girdwood , Mark Brown , Svyatoslav Ryhel , David Lechner , Tony Lindgren Cc: linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-leds@vger.kernel.org Subject: [PATCH v3 3/9] regulator: cpcap-regulator: add support for Mot regulators Date: Mon, 23 Feb 2026 08:38:52 +0200 Message-ID: <20260223063858.12208-4-clamor95@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20260223063858.12208-1-clamor95@gmail.com> References: <20260223063858.12208-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for regulator set used in Motorola Mot board, used as a base for Atrix 4G and Droid X2 smartphones. Signed-off-by: Svyatoslav Ryhel --- drivers/regulator/cpcap-regulator.c | 105 ++++++++++++++++++++++++++++ 1 file changed, 105 insertions(+) diff --git a/drivers/regulator/cpcap-regulator.c b/drivers/regulator/cpcap-= regulator.c index 6958d154442b..63f5c90ddf50 100644 --- a/drivers/regulator/cpcap-regulator.c +++ b/drivers/regulator/cpcap-regulator.c @@ -261,6 +261,30 @@ static const struct regulator_ops cpcap_regulator_ops = =3D { }; =20 static const unsigned int unknown_val_tbl[] =3D { 0, }; +static const unsigned int sw_mot_val_tbl[] =3D { 600000, 612500, 625000, + 637500, 650000, 662500, + 675000, 687500, 700000, + 712500, 725000, 737500, + 750000, 762500, 775000, + 787500, 800000, 812500, + 825000, 837500, 850000, + 862500, 875000, 887500, + 900000, 912500, 925000, + 937500, 950000, 962500, + 975000, 987500, 1000000, + 1012500, 1025000, 1037500, + 1050000, 1062500, 1075000, + 1087500, 1100000, 1112500, + 1125000, 1137500, 1150000, + 1162500, 1175000, 1187500, + 1200000, 1212500, 1225000, + 1237500, 1250000, 1262500, + 1275000, 1287500, 1300000, + 1312500, 1325000, 1337500, + 1350000, 1362500, 1375000, + 1387500, 1400000, 1412500, + 1425000, 1437500, 1450000, + 1462500, 1475000, }; static const unsigned int sw2_sw4_val_tbl[] =3D { 612500, 625000, 637500, 650000, 662500, 675000, 687500, 700000, 712500, @@ -284,6 +308,7 @@ static const unsigned int sw2_sw4_val_tbl[] =3D { 61250= 0, 625000, 637500, 1362500, 1375000, 1387500, 1400000, 1412500, 1425000, 1437500, 1450000, 1462500, }; +static const unsigned int sw3_val_tbl[] =3D { 1350000, 1800000, 1850000, 1= 875000, }; static const unsigned int sw5_val_tbl[] =3D { 0, 5050000, }; static const unsigned int vcam_val_tbl[] =3D { 2600000, 2700000, 2800000, 2900000, }; @@ -402,6 +427,82 @@ static const struct cpcap_regulator omap4_regulators[]= =3D { { /* sentinel */ }, }; =20 +static const struct cpcap_regulator mot_regulators[] =3D { + CPCAP_REG(SW1, CPCAP_REG_S1C1, CPCAP_REG_ASSIGN2, + CPCAP_BIT_SW1_SEL, sw_mot_val_tbl, + 0x6f00, 0x7f, 0x6800, 0, 0), + CPCAP_REG(SW2, CPCAP_REG_S2C1, CPCAP_REG_ASSIGN2, + CPCAP_BIT_SW2_SEL, sw_mot_val_tbl, + 0x6f00, 0x7f, 0x4804, 0, 0), + CPCAP_REG(SW3, CPCAP_REG_S3C, CPCAP_REG_ASSIGN2, + CPCAP_BIT_SW3_SEL, sw3_val_tbl, + 0x578, 0x3, 0x043c, 0, 0), + CPCAP_REG(SW4, CPCAP_REG_S4C1, CPCAP_REG_ASSIGN2, + CPCAP_BIT_SW4_SEL, sw_mot_val_tbl, + 0x6f00, 0x7f, 0x4909, 0, 0), + CPCAP_REG(SW5, CPCAP_REG_S5C, CPCAP_REG_ASSIGN2, + CPCAP_BIT_SW5_SEL, sw5_val_tbl, + 0x28, 0, 0x20, 0, 0), + CPCAP_REG(SW6, CPCAP_REG_S6C, CPCAP_REG_ASSIGN2, + CPCAP_BIT_SW6_SEL, unknown_val_tbl, + 0, 0, 0, 0, 0), + CPCAP_REG(VCAM, CPCAP_REG_VCAMC, CPCAP_REG_ASSIGN2, + CPCAP_BIT_VCAM_SEL, vcam_val_tbl, + 0x87, 0x30, 0x7, 0, 420), + CPCAP_REG(VCSI, CPCAP_REG_VCSIC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VCSI_SEL, vcsi_val_tbl, + 0x47, 0x10, 0x7, 0, 350), + CPCAP_REG(VDAC, CPCAP_REG_VDACC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VDAC_SEL, vdac_val_tbl, + 0x87, 0x30, 0x0, 0, 420), + CPCAP_REG(VDIG, CPCAP_REG_VDIGC, CPCAP_REG_ASSIGN2, + CPCAP_BIT_VDIG_SEL, vdig_val_tbl, + 0x87, 0x30, 0x0, 0, 420), + CPCAP_REG(VFUSE, CPCAP_REG_VFUSEC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VFUSE_SEL, vfuse_val_tbl, + 0xa0, 0xf, 0x0, 0, 420), + CPCAP_REG(VHVIO, CPCAP_REG_VHVIOC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VHVIO_SEL, vhvio_val_tbl, + 0x17, 0, 0x2, 0, 0), + CPCAP_REG(VSDIO, CPCAP_REG_VSDIOC, CPCAP_REG_ASSIGN2, + CPCAP_BIT_VSDIO_SEL, vsdio_val_tbl, + 0x87, 0x38, 0x2, 0, 420), + CPCAP_REG(VPLL, CPCAP_REG_VPLLC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VPLL_SEL, vpll_val_tbl, + 0x47, 0x18, 0x1, 0, 420), + CPCAP_REG(VRF1, CPCAP_REG_VRF1C, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VRF1_SEL, vrf1_val_tbl, + 0xac, 0x2, 0, 0, 10), + CPCAP_REG(VRF2, CPCAP_REG_VRF2C, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VRF2_SEL, vrf2_val_tbl, + 0x23, 0x8, 0, 0, 10), + CPCAP_REG(VRFREF, CPCAP_REG_VRFREFC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VRFREF_SEL, vrfref_val_tbl, + 0x23, 0x8, 0, 0, 420), + CPCAP_REG(VWLAN1, CPCAP_REG_VWLAN1C, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VWLAN1_SEL, vwlan1_val_tbl, + 0x47, 0x10, 0x5, 0, 420), + CPCAP_REG(VWLAN2, CPCAP_REG_VWLAN2C, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VWLAN2_SEL, vwlan2_val_tbl, + 0x20c, 0xc0, 0xd, 0, 420), + CPCAP_REG(VSIM, CPCAP_REG_VSIMC, CPCAP_REG_ASSIGN3, + 0xffff, vsim_val_tbl, + 0x23, 0x8, 0, 0, 420), + CPCAP_REG(VSIMCARD, CPCAP_REG_VSIMC, CPCAP_REG_ASSIGN3, + 0xffff, vsimcard_val_tbl, + 0x1e80, 0x8, 0x1e00, 0, 420), + CPCAP_REG(VVIB, CPCAP_REG_VVIBC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VVIB_SEL, vvib_val_tbl, + 0x1, 0xc, 0x1, 0, 500), + CPCAP_REG(VUSB, CPCAP_REG_VUSBC, CPCAP_REG_ASSIGN3, + CPCAP_BIT_VUSB_SEL, vusb_val_tbl, + 0x11c, 0x40, 0xc, 0, 0), + CPCAP_REG(VAUDIO, CPCAP_REG_VAUDIOC, CPCAP_REG_ASSIGN4, + CPCAP_BIT_VAUDIO_SEL, vaudio_val_tbl, + 0x16, 0x1, 0x5, 0, 0), + { /* sentinel */ } +}; + static const struct cpcap_regulator xoom_regulators[] =3D { CPCAP_REG(SW1, CPCAP_REG_S1C1, CPCAP_REG_ASSIGN2, CPCAP_BIT_SW1_SEL, unknown_val_tbl, @@ -486,6 +587,10 @@ static const struct of_device_id cpcap_regulator_id_ta= ble[] =3D { .compatible =3D "motorola,mapphone-cpcap-regulator", .data =3D omap4_regulators, }, + { + .compatible =3D "motorola,mot-cpcap-regulator", + .data =3D mot_regulators, + }, { .compatible =3D "motorola,xoom-cpcap-regulator", .data =3D xoom_regulators, --=20 2.51.0