From nobody Fri Apr 17 07:44:39 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0008135B641 for ; Sun, 22 Feb 2026 17:35:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771781760; cv=none; b=hKNwyw5dA4i2YiwGjOGqz+F82I3nP/siQ+iUF0mWdiG9XuIF/wPaNziSFmcl86sb7KUQu8/zuj9hs1C7GzvRnkHrcPEUddVIovTeYl5LHrLk707vYABeP3pHS0IZugd/zi+YqyyjMiMtA0mWidSwcJOnfFad6q+1OypRQ3UBxP4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771781760; c=relaxed/simple; bh=UBRzGvtTFre085RCuSkU3f9PquTNc72Y1CyyQDjKCQI=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=klzmnALSbIJavcUMM0gax2y8ErkAqB1mC77acNcCX312cqB4vjTh1aft4HADIZq6EObmsnPtcM/31cMq8dB0P7tLplEs8iuXKI+jJNr00vnJYyx3IwYIZgz6ZuM9FV3Jm0Wk96ak0nYjYgRhNUh/TAFRu1ihcHds/uJVLQJ9MfU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ma8n57cM; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=gSQex8QF; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ma8n57cM"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="gSQex8QF" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61MGdITu2318729 for ; Sun, 22 Feb 2026 17:35:58 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=z32pF/kacjQ eBSMKvxRXFmIguQZ2SMvLBwmrDLjPi9E=; b=ma8n57cMOIBEmSJYKv9Y+CNc0vT tlXF4rlAGbpG2xWLRtmJWz7BPO329OsopURNbIww5o317EUAZjbEn6D/sdiAiP0d DXeTlvAsKV4IhAYzylR2RDalykjaeKzPoJX9qlf7vXUoZ5ADmenet1MmVE84qBpx EuiIp9B0Wzg2BfhSJWb7WMpGjkqzf8ALrwYIGZbsNMk4mf8gcbD8Zpi5xwEDd7I4 K0pC1Dwl7pFWVi6FKVMPae9OA+hyzhzAEscS0j427vEaUo2C+U2foBNjwlKyqRE5 QwhFa5UqZ+JkyNre+MQn2+NFjnz2TN3gD45QDm6fuac9Lze0QTAmZZv/13A== Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cf5vj2fu4-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sun, 22 Feb 2026 17:35:57 +0000 (GMT) Received: by mail-pg1-f198.google.com with SMTP id 41be03b00d2f7-c6e204f951cso1982356a12.3 for ; Sun, 22 Feb 2026 09:35:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1771781757; x=1772386557; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=z32pF/kacjQeBSMKvxRXFmIguQZ2SMvLBwmrDLjPi9E=; b=gSQex8QFxF7cx/XRAhne+e2HEn+XVeszgfQJxSUg1XV+2CBvz8GU3q3pcXLq5rLjD7 Zgm+NGD80LwS+zjAEQfbaUJvQXHAhMF7Yko4qsaQrx3MNiNFr8xNLmVWcqNTi95Ea/qM OOjaYG6LbW78h/XJ9a693aWdArAN6GMd+/CQe/knS8dEkcXG8PMFksM8SdYutb//PtiA 5xIBvEu9G0aeydizZT2//UF9yr2gCF1KDwfAvZgjJ6Fmrdt0ggnfrKasGyPjyX03w/u7 uA77j7V0Ju3HyKgCojuT6z4JCgCVryKiQ2044KB176y7D7d8ADO3zP2tUw2hHsjY+f+6 ljEg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771781757; x=1772386557; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=z32pF/kacjQeBSMKvxRXFmIguQZ2SMvLBwmrDLjPi9E=; b=ToLvThehTxX6SDSb46c5hLHotQ10KLooo1o7pP7u6mZxyex3pxLTnwWk3FotScGUoZ i46FOPrt6iqvnVUJgR2hjYiACJXROJ6Zm5cY3FeHJQ/3JzZWwROzsCc3kAo4+kasWX7e GFwEw1WaICzOOiQtbZEqQAxb+6s9T2vL7JhP0kZJbRcxuDlj+q/y88AGH8XvT91b/S9u 6bH3mnEkl/PD7qNHkKgefWIcV6fsnIDhRfaMdHsf7j3TeggW3TTgayjr7Za/AjRcqA7X /L6JX9EOOBKX+U4zyPcglBVwKK4fBFK5wGQ8SKfR2ECPktJ2Mx/EUvwxBN8kxYCtGb+e /8ww== X-Forwarded-Encrypted: i=1; AJvYcCXuD5k4mRz+xq8V66566pH3ud5+xqImvsTDi1PGMF7BmS5FhlKf3HvWutz5rA5xv7yzuDiT8ReFYDB2gIM=@vger.kernel.org X-Gm-Message-State: AOJu0Yz6ptUF3lsjXcggMMCNQeL33ua5IDRmNCOelqsxRIfohqFa3M+J bADP/Ky33UZGYFfyEBrIFphWuIsLC2eaE2Ihicww/xNdtLaZ7/GKgdzbRnsSTN2s77adUu3oYfo SiS0VTL9x3GghcdxGGr5fzfJs6q5mIUdc6HNQoGUFRNvIYO7/zrF4eQh32B4hQcKby0E= X-Gm-Gg: AZuq6aKSVwyS6jTQQf1wQuFV9q8VURU55aktiIxR9zDUR7+Qqbz02fshk7o5IwabeIc +RLmQKpC8ODDkuTogdkNksJigVN9wB922bEpboriPJSuFVmCbyRssjnMgpsPMHAVJ5r6GJLAdUu mUedSkO3AhnP52ZqZAmdr1FpkZ7mpe3nhyXSc2AbBuqtRIJnbhPPv7KClDwUYnAvF1aY/GnohCk 9EnvKB5LrI34kemoge2XsvzkGTQJ0ItyKOsfrS6x5cbzaZbl536ao7JaP9D94kuVwCuzKCuAVnM fdpmYp04XWMTfbjfagrx8LAC+vVX6mZtN2gb6tbd+45rMHCgSiubLzcJ6EZbd8C+Zdcq93kJTax s3LvwnHX1X9zhRhZL0Oe+UVsoOPYdUYL7AaG8wYuAmNC80tc6mUPd X-Received: by 2002:a05:6a21:6d97:b0:38b:e7ca:9517 with SMTP id adf61e73a8af0-39545f9a823mr3934826637.7.1771781756784; Sun, 22 Feb 2026 09:35:56 -0800 (PST) X-Received: by 2002:a05:6a21:6d97:b0:38b:e7ca:9517 with SMTP id adf61e73a8af0-39545f9a823mr3934821637.7.1771781756312; Sun, 22 Feb 2026 09:35:56 -0800 (PST) Received: from hu-uchheda-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-826dd8cbb02sm5193757b3a.57.2026.02.22.09.35.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Feb 2026 09:35:55 -0800 (PST) From: Umang Chheda To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, richardcochran@gmail.com Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, umang.chheda@oss.qualcomm.com, mohd.anwar@oss.qualcomm.com, krishna.chundru@oss.qualcomm.com, monish.chunara@oss.qualcomm.com, Dmitry Baryshkov Subject: [PATCH v2 1/1] arm64: dts: qcom: monaco-evk: Add Interface Plus Mezzanine Date: Sun, 22 Feb 2026 23:05:45 +0530 Message-Id: <20260222173545.3627478-2-umang.chheda@oss.qualcomm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260222173545.3627478-1-umang.chheda@oss.qualcomm.com> References: <20260222173545.3627478-1-umang.chheda@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjIyMDE2OSBTYWx0ZWRfXznDDEwMupxUY VbAB2R89/sTiDFV5Buo7Eq4OceDXP553cmK3Sr3YGQESCuPfTR16N96ZNSbQJp/Bt4ZNu2qt1Tp umnfyi8RQ1Fboty+QDlFhHpIBC8fbEm8EwacRNWu78WSDEEN91GRaSWpyJG5wNUyypVUGa4ytx+ 8VTEdd1IA4MVRR0cFxzhOYIzRMZx2ZNpqpMXxPmvrrFprcg6Gp7CJv7gHqk7D2uit0Jw199aVVj taVsM3WxMeT8r5F3M2zFlNhY0m7G0JKC8+7225UUD9pT3GJM3BdlyhT/8AfarA3eBSX8fzQgFDS M/CAzgerzwzRJrTKPKnQ5aWXY6+a8/aX8qC2ThSwZoYJ0J3V/FJ6mATl31h7WIkqf4ZhRmVmLyA PLDLulUjy9OSib8LYkHs03hpfveBFRWfexPseZ2Vc4oBrrihHn0B3gYRN/XotIb0oqOGgEjGNOw SSPnDsPIv94g1aeKyKQ== X-Authority-Analysis: v=2.4 cv=T5KBjvKQ c=1 sm=1 tr=0 ts=699b3e7d cx=c_pps a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=7WwWSvKBDqV37eUiOWMA:9 a=x9snwWr2DeNwDh03kgHS:22 X-Proofpoint-GUID: IMRjUwgmNr68mBl_B6dixmXStk04UPNf X-Proofpoint-ORIG-GUID: IMRjUwgmNr68mBl_B6dixmXStk04UPNf X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-22_04,2026-02-20_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 malwarescore=0 priorityscore=1501 clxscore=1015 phishscore=0 lowpriorityscore=0 adultscore=0 impostorscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2602130000 definitions=main-2602220169 Content-Type: text/plain; charset="utf-8" The Interface Plus [IFP] Mezzanine is an hardware expansion add-on board designed to be stacked on top of Monaco EVK. It has following peripherals : - 4x Type A USB ports in host mode. - TC9563 PCIe switch, which has following three downstream ports (DSP) : - 1st DSP connects M.2 E-key connector for connecting WLAN endpoints. - 2nd DSP connects M.2 B-key connector for connecting cellular modems. - 3rd DSP with support for Dual Ethernet ports. - EEPROM. - LVDS Display. - 2*mini DP. Add support for following peripherals : - TC9563 PCIe Switch. - EEPROM. Written with inputs from : Krishna Chaitanya Chundru - PCIe Monish Chunara - EEPROM. Signed-off-by: Umang Chheda Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/Makefile | 4 + .../dts/qcom/monaco-evk-ifp-mezzanine.dtso | 184 ++++++++++++++++++ 2 files changed, 188 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index f80b5d9cf1e8..9d298e7e8a90 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -45,6 +45,10 @@ lemans-evk-el2-dtbs :=3D lemans-evk.dtb lemans-el2.dtbo dtb-$(CONFIG_ARCH_QCOM) +=3D lemans-evk-el2.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D milos-fairphone-fp6.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D monaco-evk.dtb + +monaco-evk-ifp-mezzanine-dtbs :=3D monaco-evk.dtb monaco-evk-ifp-mezzanine= .dtbo + +dtb-$(CONFIG_ARCH_QCOM) +=3D monaco-evk-ifp-mezzanine.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8216-samsung-fortuna3g.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8916-acer-a1-724.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D msm8916-alcatel-idol347.dtb diff --git a/arch/arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso b/arch/= arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso new file mode 100644 index 000000000000..f0572647200c --- /dev/null +++ b/arch/arm64/boot/dts/qcom/monaco-evk-ifp-mezzanine.dtso @@ -0,0 +1,184 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; +/plugin/; + +#include + +&{/} { + model =3D "Qualcomm Technologies, Inc. Monaco-EVK IFP Mezzanine"; + + vreg_0p9: regulator-vreg-0p9 { + compatible =3D "regulator-fixed"; + regulator-name =3D "VREG_0P9"; + + regulator-min-microvolt =3D <900000>; + regulator-max-microvolt =3D <900000>; + regulator-always-on; + regulator-boot-on; + + vin-supply =3D <&vreg_3p3>; + }; + + vreg_1p8: regulator-vreg-1p8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "VREG_1P8"; + + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + regulator-boot-on; + + vin-supply =3D <&vreg_4p2>; + }; + + vreg_3p3: regulator-vreg-3p3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "VREG_3P3"; + + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + regulator-boot-on; + + vin-supply =3D <&vreg_4p2>; + }; + + vreg_4p2: regulator-vreg-4p2 { + compatible =3D "regulator-fixed"; + regulator-name =3D "VREG_4P2"; + + regulator-min-microvolt =3D <4200000>; + regulator-max-microvolt =3D <4200000>; + regulator-always-on; + regulator-boot-on; + + vin-supply =3D <&vreg_sys_pwr>; + }; + + vreg_sys_pwr: regulator-vreg-sys-pwr { + compatible =3D "regulator-fixed"; + regulator-name =3D "VREG_SYS_PWR"; + + regulator-min-microvolt =3D <24000000>; + regulator-max-microvolt =3D <24000000>; + regulator-always-on; + regulator-boot-on; + }; +}; + +&i2c15 { + #address-cells =3D <1>; + #size-cells =3D <0>; + + eeprom1: eeprom@52 { + compatible =3D "giantec,gt24c256c", "atmel,24c256"; + reg =3D <0x52>; + pagesize =3D <64>; + + nvmem-layout { + compatible =3D "fixed-layout"; + #address-cells =3D <1>; + #size-cells =3D <1>; + }; + }; +}; + +&pcie0 { + iommu-map =3D <0x0 &pcie_smmu 0x0 0x1>, + <0x100 &pcie_smmu 0x1 0x1>, + <0x208 &pcie_smmu 0x2 0x1>, + <0x210 &pcie_smmu 0x3 0x1>, + <0x218 &pcie_smmu 0x4 0x1>, + <0x300 &pcie_smmu 0x5 0x1>, + <0x400 &pcie_smmu 0x6 0x1>, + <0x500 &pcie_smmu 0x7 0x1>, + <0x501 &pcie_smmu 0x8 0x1>; +}; + +&pcieport0 { + #address-cells =3D <3>; + #size-cells =3D <2>; + + pcie@0,0 { + compatible =3D "pci1179,0623"; + reg =3D <0x10000 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + + device_type =3D "pci"; + ranges; + bus-range =3D <0x2 0xff>; + + vddc-supply =3D <&vreg_0p9>; + vdd18-supply =3D <&vreg_1p8>; + vdd09-supply =3D <&vreg_0p9>; + vddio1-supply =3D <&vreg_1p8>; + vddio2-supply =3D <&vreg_1p8>; + vddio18-supply =3D <&vreg_1p8>; + + i2c-parent =3D <&i2c15 0x77>; + + resx-gpios =3D <&tlmm 124 GPIO_ACTIVE_LOW>; + + pinctrl-0 =3D <&tc9563_resx_n>; + pinctrl-names =3D "default"; + + pcie@1,0 { + reg =3D <0x20800 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + + device_type =3D "pci"; + ranges; + bus-range =3D <0x3 0xff>; + }; + + pcie@2,0 { + reg =3D <0x21000 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + + device_type =3D "pci"; + ranges; + bus-range =3D <0x4 0xff>; + }; + + pcie@3,0 { + reg =3D <0x21800 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + device_type =3D "pci"; + ranges; + bus-range =3D <0x5 0xff>; + + pci@0,0 { + reg =3D <0x50000 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + device_type =3D "pci"; + ranges; + }; + + pci@0,1 { + reg =3D <0x50100 0x0 0x0 0x0 0x0>; + #address-cells =3D <3>; + #size-cells =3D <2>; + device_type =3D "pci"; + ranges; + }; + }; + }; +}; + +&tlmm { + tc9563_resx_n: tc9563-resx-state { + pins =3D "gpio124"; + function =3D "gpio"; + bias-disable; + output-high; + }; +}; -- 2.34.1